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1.1 Current -Mode Circuits 
Current-mode (CM) circuits have emerged as an important class of analogue circuit. All too often the persons generally think in voltage terms rather than current. However, there are many 
advantages to be gained from a wider view of signal processing embracing 
current-mode technique. Furthermore, recent advances in integrated circuit 
technologies has meant that state-of-the art analogue IC design is now able 
to exploit the potential of current-mode analogue signal processing, 
providing attractive and elegant solutions for many circuit and system 
problems [1]. 
A current-mode circuit may be taken to mean any circuit in which 
current is used as the active variables in preference to voltage, either 
throughout the whole circuit or only in certain critical areas. For many of the 
applications described a current-mode approach enables superior 
performance to be achieved, even in cases where circuits have been 
synthesized from voltage-mode components due to lack of suitable 
alternatives. 
1.2 Advantages Of Current-Mode Circuits Over Voltage-Mode Circuits 
A current-mode approach is not just restricted to current processing, but also 
offers certain important advantages,when interfaced to voltage-mode circuits 
[1]. Following applications are of the current-mode circuits: 
• Current-Mode Filters 
The use of current rather than voltage as the active parameters can 
resuh m higher usable gain, accuracy and bandwidth due to 
reduced voltage excursion at sensitive nodes. By a general method 
[1] 
for synthesizing active filter circuits that perform signal filtering 
exclusively in the current domam with voltage amplifier replaced 
by current amplifier and all signal variables represented by current 
[2], one can achieve higher signal bandwidths; greater linearity and 
larger dynamic range with these current-mode circuits than with 
the corresponding voltage amplifier based filter circuits. Specific 
details of how this synthesis is performed are provided in reference 
[2]. 
• Current-Mode Half-Wave Rectifiers 
Rectifiers are used in wattmeters, AC voltmeters, RF 
demodulators, piecewise linear fimction generators, and various 
analogue signal processing circuits. As the operation of the simple 
diode rectifier is limited by the threshold voltage of diodes, where 
the simple diode rectifier is limited and for other applications 
whereas,the classical problem with conventional precision rectifier 
based on diodes and op-amps is that during the non-conduction / 
conduction transition-of the diodes,the op-amps must recover with 
a finite small-signal, dV/dt, resulting in significant distortion. 
Conventional rectifiers are thus limited to a frequency performance 
well below the gain-band width product. This lunitation is 
improved by designing the rectifiers using current-mode 
techniques [37]. 
• Current-Mode Amplifiers 
Current-mode amplifier configuration, based on two operational 
amplifiers and a pair of current murors are capable of performing a 
[2] 
number of related functions. By suitable choices of component 
values, a differential voltage to current converter, a current to 
voltage converter, fiill instrumentation amplifier displaying a high 
common-mode rejection ratio, without component match could be 
obtained [38,39]. More sophisticated current-mode behavior 
involving fully differential input and output capabilities have also 
been proposed from time to time by various authors, whether as 
current amplifier [40,41], simple or composite seven terminal 
amplifiers or operational floating amplifier m an attempts to 
produce new basic building blocks from which both novel and 
traditional electronic functions may be implemented. 
• Current-Mode Converters 
Current-scaling D/A converter has high Imearity, high switching 
speed [42]. Current-mode implementations of VLSI CMOS ADCs 
represent excitmg new developments. One of the primary 
motivations behind these developments has been the shrinking 
feature size of digital CMOS devices, which necessitates the 
reduction of supply voltages. With 3.3 volts likely to become the 
future CMOS industrial standard process parameters like threshold 
voltage will be chosen to optimize digital performance and so 
voltage domain behavior will suffer as a consequence. Such 
difficulties can be overcome by operating exclusive or selective in 
current domain. The concept is suitable for integration in an array 
arrangement due to its straightforward architecture and minimal 
area requirements. 
[3] 
In this work, basic concepts of ADC, conventional ADCs in voltage 
mode in brief, and a new concept, current-mode (CM) analogue-to-digital 
converters (ADC) using algorithmic method are presented. Independent of 
special technology features, the ADC can be fabricated in standard 
complementary metal oxide semiconductor (CMOS) technology, which is 
cheap, widely av^lable and will be the most popular IC-technology also in 
future. Therefore, the ADC is well suited to process current as an input 
signal. 
1^ Current- Mode ADC 
As the trend towards single-chip systems grows, reducing the size and power 
requirements of analogue-to-digital converters without sacrificing the 
sampling rate, is becoming increasmgly important. Since the analogue-to-
digital converter (ADC) is usually only a small part of a much larger, 
predominantly digital system, it is essential that not only should the ADC be 
small in size but should also be realizable using a standard digital process 
[3]. Previous authors have shown that ADCs based on the algorithmic 
technique can be made very small [4,5]. Although these circuits requu-e a 
significant amount of digital control, the estimated size is still less than 
l.Smm^, with the use of switched capacitor techniques 12-bits [4] and 13-
bits [5] resolution at sampling rates of up to 8KHz have been achieved. For 
these ADCs, the sampling rate is primarily limited by the op-amp's settling 
time [4]. To further unprove the speed, faster and most likely, larger op-
amps would be required. 
Alternatively, the sampling rate could be increased by reducing either 
the size of the capacitors that have to be charged or by reducing the voltage 
[4] 
swing required for a given dynamic range. Both these objectives can be 
accomplished by using current to represent the signal. The required voltage 
swing would be proportional to the square root of the current range if MOS 
devices are used, and proportional to the log of the current range if bipolar 
devices are used. 
In a circuit of this type i.e. current-mode ADC, there would be no 
capacitor except those associated with the transistors themselves. Therefore, 
a significant reduction in both the total capacitance and the required voltage 
swing can be obtained, leading to an improved sampling rate [3]. In these 
circuits, when capacitors are used, the capacitors need not display either 
good ratio matching or good linearity. 
Consequently, current-mode circuits can be designed almost 
exclusively with transistors, makmg them fully compatible with most digital 
processes. Although, current-mode techniques may reduce the need for high 
performance analogue components, the choice of architecture for ADC will 
also have a significant impact on the performance on the converter [6]. 
Here, an algorithmic analogue-to-digital conversion technique is 
discussed, which is capable of achieving high-resolution conversion without 
the use of matched capacitors in an MOS technology. Conventionally, most 
moderate speed analogue-to-digital conversion techniques have required the 
matching of passive or active components to accuracy comparable to the 
linearity of the conversion. This requirement for matching has two 
drawbacks. First, the maximum achievable resolution of an analogue-to-
digital converter is limited by the process technology. Second, to obtain 
matchmg m components, then- geometrical size, and therefore the area of the 
[5] 
circuit has to increase [5]. 
A very useful building block in CMOS analogue circuit design is the 
current muror [7,8]. In addition to performing identity operations and 
current amplification [9,10], the current mirror is also used both as a biasing 
element and as a load device for amplifier stages [7,8]. The current 
comparator [11], current Schmitt trigger [12] and current-mode ADC and 
DAC converters are additional examples of circuits or devices that benefit 
fi-om the use of current mirrors [3,13 14]. Here, in current-mode ADC, we 
shall also use different current nurrors. 
li^Current-Mirrors 
Current mirrors allow current signals to have fan out greater than one and 
each ou^ut can be scaled using appropriate W/L ratios. Another important 
function of the current mirrors is to mvert the current direction (sourcing or 
sinking). Developments had been taking placed in current mirrors design 
that would eventually prove to be useful for current conveyors and current-
mode circuit. As the maturity of analogue MOS amplifier technology has 
progressed, a series of high-performance current mirrors in MOS technology 
has been developed to meet different requirements [15,16,17]. 
The current mirror is fi-equently used for identity operations, i.e. 
where the ratio of output current to input current is unity. Any departure of 
the current ratio fi-om unity will directly cause accuracy errors in the circuits 
especially in current-mode ADC, DAC, current comparator and Schmitt 
trigger [11,12,13,14]. In the design of precision analogue circuits, such as 
high resolution current ADC, the DC matching errors will be more important 
than mismatches in MOS transistors because they represent a systematic 
[6] 
errors, whereas mismatches in MOS devices give random errors [18,14,19]. 
Several types of current mirrors are used in current-mode analogue-to-
digital converters. They are the basic current mirror, cascode current mirror 
active current mirror and dynamic current mirror. Output resistance is one of 
the most unportant performance parameter for a current mirror. Although, 
the output resistance can be improved with a larger value for the channel 
length in practice, this is limited by other considerations, such as supply 
voltage and chip area. 
It is seen that the basic current mirrors utilizes fewer components and 
offers a larger output voltage swing, but displays a much lower output 
resistance and much poor accuracy, whereas cascode mirrors offer much 
higher output resistance and lower DC matching error but display a smaller 
output voltage swing. Another variation on this current mirror is also 
described later, which is called active current mirror, which increase the 
output resistance by a factor of equal to one plus loop gain. 
Dynamic current mirrors that are based on dynamic analogue 
techniquei are insensitive to matching or linearity of capacitors or 
transistors. The accuracy of dynamic current mirrors is independent of the 
mismatch of the transistor is sequentially used at the input and output of the 
mirror [40]. The accuracy obtained makes these current mirrors usefiil for 
various applications where accurate current are needed, such as current-
mode ADC and DAC etc. 
l .^ext Out line 
In chapter-2, first we mtroduced analogue-to-digital converters with then-
performance lunitation, different types of errors, which are found during the 
m 
transfer response of ADC in current-mode [7,9]. Then we describe internal 
architecture and circuit techniques for realizing the converters in the 
conventional voltage mode. Different architectures, low-to-medium speed 
with high accuracy; medium-speed with medium accuracy; high-speed with 
low-to-medium accuracy are presented. We shall discuss, briefly^ the 
integrating (single-and-dual slope), successive, algorithmic, flash (parallel), 
time-interleaved, two-step, and pipelined ADCs [6,7,8,9]. 
In chapter-3, issues associated with the algorithmic analogue-to-
digital converter in current-mode using basic current mirrors [4] are 
discussed. We use CMOS technology, since at the present; this technology is 
more suitable for combining analog and digital techniques. The primary 
reason for this situation is that digital VLSI circuits are typically 
implemented in CMOS. For this reason, we will emphasize CMOS over BJT 
technology. The ADC presented in this chapter has a number of advantages, 
but primary requirement in this concept is a need for well-matched devices. 
The last sections look at the basic current mirror [21], and current 
comparator [26], which are used in ADC, with P-SPICE simulation [25]. 
The current comparator transfers the current mirror's output current m to an 
equivalent output voltage. Its transfer characteristics simulation has also 
been shown. 
Chapter-4 begins with a look at two advanced current mirrors. One is 
casocde and other is active current mirror [21,23]. To obtain high-resolution 
ADC, we shall use these current mirrors. Since, cascode current mirrors 
have some Ihnitations, active current mirrors are used for getting high 
resolution m the next section of this chapter. 
[8] 
In chapter-5, we use current matching concept, also known as 
switched current implementations, for obtaining algorithmic analogue-to-
digital converter. In this scheme, the idea is to avoid the reliance on the close 
matching of device to generate closely matched currents. Instead, the idea of 
storing some analogue information on capacitors is applied. Hence, current 
matching in ADC further increases its resolution. Remaining part of the 
chapter deals with the dynamic current mirror [36]. Due to insensitive nature 
of dynamic current mirror to matching and linearity of capacitors and 
transistors, we can also use this current mirror in to current-mode 
algorithmic ADC. 




Signal processing can be performed by analog or digital means. However, in most analog forms, following some initial analog processing, the signal is converted from analog to digital form and 
then we use economical, accurate and consentient digital ICs to perform 
digital signal processing. Such processing can in its simplest form provide us 
with a measure of the signal strength as an easy-to-read numbers. Another 
example of digital signal processing is found in digital communication 
systems, where signals are transmitted as a sequence of binary pulse, with the 
obvious advantage that corruption of the amplitudes of these pulses by noise 
is, to a large extent of no consequence [21,22]. 
Once digital signal processing has been performed, we might be content 
to display the result in digital form, Such as a printed list of numbers. 
Alternatively, we might require an analog output; such is the case in a 
telecommimications system, where the usual output may be audible speech. If 
such an analog output is desired, then obviously we need to convert the digital 
signal back to an analog form. 
It is not our purpose here to study the techniques of digital signal 
processmg. Rather, we shall examine the interface circuit between the analog 
and digital domains. Specifically, we shall study the fundamental aspects of 
analog-to-digital (A/D) converters with their internal architecture or ckcuit 
design in this chapter. 
[10] 
2.1 Ideal A/D Converters 120,22] 
The objective of an ADC is to determine the output digital word 
corresponding to an analog input. The block diagram of ADC is shown in 
Fig.2.1. The principle underlying digital signal processing is that of sampling 
the analog signal. Fig.2.2 illustrates m a conceptual form the process of 
obtaining samples of an analog signal. The switch shown closes periodically 
under the control of a periodic pulse signal (clock). The closure time of 
switch,!, is relatively short, and the sample obtained are stored (held) on the 
capacitor. The circuit is known as sample-and-hold (S/H) circuit. 
The ADC, however, has to quantize the infinite valued analog signal 
into many segments, so that number of quantization level equal 102^ .^ In 
Fig.2.3 (a), the digital output, D, of an ideal, 3-bit ADC is plotted versus the 
analog input, /^ „. Since the input signal is a continuous signal and the output is 
discrete, the transfer curve of the ADC resembles that of a stakcase. Another 
fact to observe is that the 2^ quantization levels correspond to the digital 
outputs codes 0 to 7. Thus, the maxunum output of the ADC will be 111 (2^ ^ -
1). The value of ILSB for the ADC is given by 
1LSB=^^ (2.1) 
2.2 Quantization Error [20] 
Smce the analog mput is an infinite valued quantity and the output is a 
discrete value, an error will produced as a result of the quantization. This 
error, is known as quantization error,a, is defined as the difference between 











Fig.2.2 Process of periodically sampling an analog signal 
[12] 
Qe = L-L (2.2) 
Where the value of the staircase output, 4„;,^; can be calculated by 
staircase 2" 
=D./ LSB (2.3) 
Where, D is the value of the digital output code and /^^ is the value of 17^ ^^  
in A. We can also easily convert the value of Q, in units of LSBs. In Fig.2.3. 
(a), (2, .can be generated by subtracting the value of the staircase from the 
dashed line. The result can be seen in Fig.2.3 (b). A saw tooth waveform is 
formed centered about Vi LSBs. Ideally; the magnitude of Q, will be no 
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Fig.2.3 (a) Transfer curve for an ideal ADC (b) its 
corresponding quantization error 
[13] 
quantization error were centered about zero so that the error would be at ±1/2 
LSB (an opposed to +1LSB). This is easily achieved as seen in Fig.2.4 (a & 
b). Here, the entire transfer curve is shifted to the left by 1/2LSB, thus making 
the codes centered around the LSB increments on the X- axis. This drawing 
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Fig.2.4 (a) Transfer curve for an ideal 3-bit ADC with (b) 
quantization error centered about zero 
[14] 
2.3 Performance Limitations [20,21] 
In this section, some commonly used terms describing the performance of data 
converters are defined. Before proceeding, definitions are required for 
determining the transfer response of ADC. ADC's errors are often measured 
in terms of the analog transition point values, and we use that approach here. 
2.3.1 Resolution 
The resolution of a converter is defined to be the number of distinct analog 
levels corresponding to the different digital words. Thus, an N-bit resolution 
implies that the converters can resolve 2^ distinct analog levels. Resolution is 
not necessarily an indication of the accuracy of the converter, but instead it 
usually refers to the number of digital output bits. 
2.3.2 Offset and Gain Error 
For an ADC the offset error is defined as the deviation of /o___, fi-om ILSB, or 
mathematically, 
£„^(^/i)) = -2^-lLSB (2.4) 
^LSB 
Where ILSB is defined by equation (2.1). 
The gain error is defined to be the difference at the fiill-scale value 
between the ideal and actual curves when offset error has been reduced to 
zero, or mathematically, 
E,.M/D)=[^-^]-{2'-2) (2.5) 
Graphical illustration of gam and offset errors is shown in Fig.2.5. 
[15] 
2.3.3Accuracy 
The absolute accuracy of a converter is defined to be the difference between 
the expected and actual transfer responses. The absolute accuracy includes the 
offset, gain and linearity errors. 
The term relative accuracy is sometimes used and is defined to be the 
accuracy after the offset and gain errors have been removed. It is also referred 
to as the maximum integral non-linearity error. 
Stineirot 
I 
Fig. 2.5 Transfer curve illustrating offset and gain errors 
2.3.4 Integral Non-linearity (INL) Error 
After both the offset and gain errors have been removed, the integral non-
linearity error is defined to be the deviation from a straight line. However, 
what straight line should be used? A conservative measure of non-linearity is 
[16] 
to use the end points of converters transfer response to define the straight line. 
Graphical, illustration of INL is shown in Fig.2.6, showmg transfer curve of 
an ADC with arbitrary INL errors. 
In figure 2.6, it can be seen that all of the transition points occur on the 
best-fit line except for the transitions code Oil and 110. Therefore, INLO = 
INLl = INL2 = INL4 = INfLS = INL7 = 0. The remaining INL can be 
calculated as: 
INL3 =3/8-5/16 =1/16 = 0.5LSB. Similarly, INL6 = -0.5LSB. 
CHgital 
output code, D 
111 
..Q thitwgh end transitions. 
Straight line • [* 
>lhillraf 
0 1/8 2/8 3/8 4/8 5/8 6/8 7/8 8if8 
» > t f f < . . 
Fig.2,6 Transfer curve illustrating integral non-linearity 
[17] 
2.3.5 Differential Non-linearity (DNL) Error 
In an ideal converter, each analog step size is equal to ILSB. Differential non-
linearity is defined as the variation in analog step sizes away from ILSB 
(typically, once gjun and offset errors have been removed). Thus, an ideal 
converter has its maximum differential non-luiearity of zero for all digital 
values. Whereas a converter with a maximum differential non-linearity of 0.5 
LSB has it's step sizes varying from 0.5LSB to 1.5LSB. Hence DNL is given: 
DNL= Actual Step Width - Ideal Step Width (2.6) 
Graphical illustration of DNL is shown in Fig. 2.7, showing transfer 
curve of an ADC with arbitrary DNL errors. In figure 2.7, since the ideal step 
width of the 000 transition is V^ LSB, then DNLO = 0, and DNLl = DNL4 = 0. 
ouipiacode. D 
0 m 2(9 ^^ A($ S(B (^ 7fi Zi^ lillrer 
Fig.2.7Transfer curve illustrating differential non-linearity 
[18] 
However, the remaining values code widths are not equal to the ideal 
value and can be calculated as: 
DNL2 = 1.5LSB-1LSB =0.5LSB, similarly, DNL3 = DNL5 = -0.5LSB, 
DNL6 =0.5LSB, DNL7=0LSB (since the ideal step width is 1.5LSB wide at 
this code transition) 
2.3.6 Missing Codes 
An ADC is guaranteed not to have any missing codes if the maximum DNL, 
error is less than ILSB or if the maximum INL, error is less than 0.5 LSB. 
Fig. 2.8 illustrates transfer curve for non-ideal 3 bit ADC with a missing code. 
Total width of the step corresponding to 101 is completely missing. 
Digital 
output code, D 
III 
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Fig.2.8 Transfer curve for a non-ideal 3-bit ADC with a missing code 
[19] 
2.3.7 A/D Conversion Time And Sampling Rate 
In an A/D converter, the conversion time is the time taken for the converter to 
complete a single measurement including acquisition time of the input signal. 
On the other hand, the maximum sampling rate is the speed at which samples 
can be continuously converter and is typically the inverse of the conversion 
time. 
The acquisition time is the time during which the sample-and-hold 
circuit must remain in the sample mode to ensure that the subsequent hold 
mode output will be within a specified error band of the input level that 
existed at the instant of the sample-and-hold conversion. The acquisition time 
assumes that the gain and offset effects have removed. 
2.3.8 Dynamic Range 
The dynamic range of a converter is usually specified as the ratio of rms value 
of the maximum amplitude input sinusoidal signal to the rms output noise plus 
the distortion measured when the same sinusoid is present at the output. 
2.4 Architectures For Realizing ADC 
Architectures for realizing ADC [21] can be roughly divided into three 
categories as shown in Table2.1. 
Table2.1 Different ADC Converter Architectures 
Low-to- Medium 















2.4.1 Integrating (serial) ADC [20] 
ADC perfonns the conversion by integrating the input signal and correlating 
the integration time with a digital counter, known as single-and dual-slope 
ADCs, these types of converters are used in high-resolution applications but 
have relatively slow conversions. However, they are very inexpensive to 
produce and are commonly found in slow-speed, cost-conscious application. 
(a) Single-Slope Converter 
Fig.2.9 illustrates the single-slope converter in block level form. A coimter 
determines the number of clock pulses that are required before the integrated 
value of a reference voltage is equal to the sampled input signal. The number 
Digit2lout 
Fig.2.9 Block diagram of a single-slope ADC 
[21] 
of clock pulse is proportional to the actual digital representation of the analog 
voltage. 
Since the reference is a DC voltage, the output of the integrator should 
start at zero and linearity increase with a slope that is dependent on the gain of 
the integrator. At the time when the output of the integrator surpasses the 
value of the S/H output, the comparator switcl;ies states, thus triggering the 
control logic to latch the value of the counter. The control logic also resets the 
system for the next sample. The conversion time,/^, is given by 
/ ,=•^.2^^e. . (2.7) 
Where, Tax -, is the period of the clock. Hence sampling rate is given by 
y 
fsAUPU ~ y ^N • J cue V-^'") 
Obviously, many potential error sources abound in this architecture. 
Fmal voltage on tiie integrator output is dependent not only on the value of the 
input voltage, but also on the value of R, C, and f^jr. Therefore any non-ideal 
effects affecting these values will have an influence on the accuracy of the 
integrator output from sample to sample. The integrator must have a linear 
slope to within the accuracy of the converter, which is dependent on the 
specifications of the op-amp (open-loop gain, settling time, offset, etc.) 
(b) Dual-Slope ADC 
Dual-slope ADC (Fig.2.10) eliminates most of the problems encountered 
when usmg the single-slope converter. Here two integrations are performed. 
One on the input signal and other on the V„y. The input voltage is assumed to 
[22] 
be negative, so that output of inverting integration results in a positive slope 
during the first integration. Fig.2.11 illustrates the behavior for two separate 
samples. The first integration is of fixed length, dictated by the counter, in 
which the sample-and-hold signal is integrated, resulting in the first slope. 
After the counter overflows and is reset, the reference voltage is connected to 
the input of the integrator. Since V^„ was negative and therefore the reference 
voltage is positive, the inverting integrator output will begin discharging back 
down to zero at a constant slope. A counter again measures the amount of 
time for the integrator to discharge, thus generating the digital output. 
In figure 2.11, the first slope varies according to the value of the input 
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Fig.2.10 Block diagram of a dual-slope ADC 
[23] 
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Fig.2.ii Integration periods for ty^o separate samples of a 3-
bit dual slope ADC 
required to generate the first slope is constant Since it is limited by the size of 
* e counter. However, the discharging period is variable and «sults in the 
digital representation of the input voltage. 
2.4J Successive Approximation xm Converter [24] 
™ s is the most widely used A/D converter. As the name suggests the digital 
u^ut tends towards analog input through successive approximation. Fig 
2.12 shows the configuration. ^' 
Let it is a 3-bit device using a maxunum reference of 8V, and let the 
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Fig.2,12 Block diagram of successive approximation ADC 
the analog input (4.1V) is greater than D/A converter output (i.e. 4V), the 
MSB is set to one. Then 1 is placed in bit next to MSB. Now the output of 
D/A is 6V. Since analog input is less than 6V, this 0 is retained in this bit 
position. Next 1 is placed in third position. Now the D/A output is 5V, which 
is more than analog input. Therefore, this 0 bit is retained and the converter 
gives an output of 4V. 
The successive approximation method of A/D converter is very fast. Its 
conversion time is less than for the serial converter without much mcrease in 
the complexity of the circuit. 
[25] 
2.4.3 Algorithmic (Cyclic) A/D Converters [3,23] 
An algorithmic N bit A/D converter consists of N stages and N comparators 
for determining the signs of the N outputs. Each stage takes its input, 
multiplies it by 2, and adds or subtracts the reference signal depending on the 
sign of the previous output. The comparator outputs from an N bit digital 
representation of the analog input to the first stage. The algorithmic A/D 
converter has the disadvantage that the time to convert a sample is N clock 
cycles, although one complete conversion can be obtained at each clock cycle. 
The algorithmic A/D converter is considered to be ratio-independent because 
the performance does not depend on the ratio accuracy of a capacitor or 
resistor array. The multiplication by 2 of the first stage must be accurate to 
within ILSB, which is a distinct disadvantage of the pipeline configuration of 
the algorithmic A/D converter. In next chapter, we shall show a flow graph of 
chart for algorithmic ADC and discuss about this. 
2.4.4 Parallel (Flash) A/D Converter [23] 
In many applications, it is necessary to have a smaller conversion time. This 
has to led to the development of high-speed /D converters that use parallel 
techniques. Fig. 2.13 is a general block diagrana of parallel or flash A/D 
converter. This figure shows a 3 bit parallel A/D converter. V^ is divided 
into eight values . Each of these values is applied to the positive terminal of 
a comparator. The outputs of the comparators are taken to a digital encoding 
network, which determines the digital output word from the comparator 
outputs. The parallel A/D converter of Fig. 2.13 converts the analog signal to 
a digital word m one clock cycle, which has two-phase periods 
[26] 
t7.»)y„. 
Fig.2.13 Block diagram of parallel ADC 
During the first phase period, the analog input voltage is sampled and 
applied to the comparator inputs. During the second phase period, the digital 
encoding network determmes the correct output digital word and stores it in a 
register/buffer. Thus, the conversion is limited by how fact this sequence of 
events can occur. There is problem that as N increases, the number of 
comparators required is 2" -1. For N greater than 8, too much area is required. 
Other methods we shall discuss give ahnost the same conversion times with 
much more efficient utilization of chip area. 
[27] 
2.4.5 Time-Interleaved A/D Converter [21] 
One method of achieving small system conversion times is to use slower A/D 
converters in parallel, which is called time-interleaving converter and shown 
in Fig.2.14. Very high-speed A/D conversions can be realized by operating 
many ADCs in parallel. The architecture shown in figure is for a four-channel 
ADC. Here <|)ois a clock at four times the rate of <j>,to (|)4. Additionally <t),to 
<j)4are delayed with respect to each other by the period of <j)o, such that each 
converter will get successive samples of the mput signal, ¥,„, sampled at the 
rate of (|>o- In this way, the four A/D converters operate at one-quarter the rate 


















Fig.2,14, A four-channel time-interleaved ADC 
[28] 
2.4.6 The Two-Step Flash ADC [20] 
Another type of flash converter is called the two-step flash converter or a 
parallel feed forward. The basic block diagram is shown in Fig.2.15. The 
converter is separated mto two complete flash ADCs with feed-forward 
circuitry. The first converter generates a rough estimate of the value of the 
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Fig.2.15 Block diagram of two-step flash ADC 
this architecture are that the number of comparators is greatly reduced fi-om 
that of the flash converter fi-om 2'^-\ comparators to 2(2^ '^^ -!) comparators. 
The tradeoff is that the conversion process takes two steps instead of one, with 
the speed limited by the bandwidth and settling time required by the residue 
amplifier and the summer. The conversion process is as follows: 
1. After the mput is sampled, the most significations bit (MSBs) are 
converted by the first flash ADC. 
[29] 
2. The result is then converted back to analog voltage with the DAC and 
subtracted with the original input. 
3. The result of the subtraction, known as the residue, is then multiplied 
by 2"'^ and input into the second ADC. The multiplication not only 
allows the two ADCs to be identical, but also increases the quantum 
level of the signal input into the second ADC. 
4. The second ADC produces the least significant bits through a flash 
conversion. 
The accuracy of the two-step ADC is dependent primarily on the 
linearity of the first ADC. The second flash must have only the 
accuracy of a stand-alone flash converter. 
2.4.7 Pipelined A/D Converters [21] 
A better approach is to also incorporate pipelining such that once the first 
stage completes its work, it does not sit idle while the remaining lower bits are 
found, but immediately starts work on the next input sample. A block diagram 
i 
of a pipelined A/D converter is shown in Fig.2.16. 
Each digital approximator (DAPRX) performs the basic operation 
required in the algorithmic algorithm. Specifically, for a signed conversion, 
y 
the input voltage is compared to OV. If V,„>0, then v^,=2V,„—!^, and B^,=l, 
otherwise, v^=2v,„+^, and 5^=0. 
Also, each DAPRX contains an S/H to store the mput signal. This S/H 
allows the preceding DAPRX to be immediately used to process its next input 
signal before the succeeding DAPRX's digital output is also stored. 
[30] 
Although it takes N clock cycles to process each input signal, a new 








Fig.2.16 Pipelined A/D converter 
Thus the processing rate is one sample/cycle, but the complexity is only 
proportional to N, which is less than other architectures also processing one 
sample/cycle. This makes pipelined A/D converters a good choice where 
small area is important. The major limitation on the accuracy in pipelined 
[31] 
converters is the gain amplifier, especially in the first few stages, where take 
smaller for the first stages (unity), which makes the realization of a high-speed 
accuracy requirements are most stringent. For this reason, the gain is 
oftengain amplifier considerably easier. The S/H is also a critical component, 
especially for multi-bit implementation. Also, presently most pipelined A/D 
converters are switched- capacitor implement. 
2.4.8 The Over sampling ADC [20,22] 
ADCs can be separated into two categories depending on the rate of sampling. 
The first category samples the input at the Nyquist rate, or /^=2F, where F is 
the bandwidth of the signal and f^ is the sampling rate. The second type 
samples the signal at a rate much higher than the signal bandwidth. This type 
of converter is called an over sampling converter. 
A basic over sampled A/D converter architecture is shown in Fig.2.17. 
This architecture includes a clocked feedback loop, which produces a coarse 
estimate that oscillates about the true value of the input, and a digital filter, 
which average this coarse estimate to obtain a finer approximation. This 
approximation is accurate to more bits at a lower (decimated) sampling rate. 
Although trading resolution in time for resolution in amplitude is a simple 
concept, the key to usefubiess of over sampling systems based on the 
architecture of Fig.2.17 is that the amplitude resolution is enhanced faster than 
the time resolution is reduced. 
The feedback loop with the integrating filter H (Z) in Fig.2.17 forces 
the quantization error in the N-bit estunate to have a high-firequency spectrum. 
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Fig.2.17 £/<7cilr diagram of basic over sampled ADC 
spectrum, it excludes a more-than-linear proportion of the quantization noise. 
Of special interest is the case when N=l. In this case, the coarse 
estimate and D/A converter have a 1-bit resolution. When N=l, the circuit of 
Fig.2.17 is called a delta-sigma modulator. 
One advantage of delta-sigma A/D, ove^ r sampling converters is that 
because they obtain resolution by linearity interpolating between two stages; 
they do not require an array of precision binary scaling elements for the D/A 
converter. This means that non-linearily errors will not exist. Fig.2.18 shows a 
practical delta-sigma over sampling A/D converter with both one and two 
integrators in the loop [H (Z) first -and second-order]. The output of the delta-
sigma modulator is applied to a low-pass-digital filter whose function is to 
operate on the 1-bit signal to remove fi-equencies and quantization noise above 
the desired signal bandwidth. 
[33] 
The output of the filter is a multi bit digital representation at a lower 
(decimated) sampling rate. Basic delta-sigma modulator systems generate 
severe noise components for certain input values. In order to remove this 
noise, a square wave dither frequency within the stop band of the decimating 
filter randomizes the delta-sigma noise. The square wave dither frequency 
does not appear at the output of the filter or prevent arbitrary dc inputs from 
bemg passed through the filter. The output of the delta-sigma modulator can 
be down sampled by a finite impulse response digital low-pass filter. 
• Totowptttt 
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3.0 Introduction 
The requirement of the need for small size, high-speed analogue-to-digital converters (ADCs), fabricated using commonly available digital processes, will continue to grow. Initially, the widespread 
use of MOS technology, with its unique ability to accurately store and 
transfer voltages or charge packets [15], led to the development of analogue 
integrated circuit techniques in which voltage was used as the signal. 
Although these techniques are quite successful in many applications, 
reductions in the available supply voltage and the deterioration in the 
performance of the analogue components caused the move to ever-smaller 
geometries; it is likely to limit their performance [16]. To address this issue, 
ADCs that do not require high quality analogue components, and still offer 
good performance with a minimum of chip area, must be developed. 
Current mode techniques (in which the signal is essential processed in 
the current domain) offer a number of advantages. Presently, for voltage 
mode ADCs, the algorithmic or cyclic conversion technique [17], generally 
results in the smallest ckcuit size for a given resolution [18,19,20]. 
Consequently, current mode design techniques using an algorithmic 
architecture should offer the designer a small size ADC that is fiiUy 
compatible with most digital VLSI processes. In this chapter, we shall 
discuss about the current-mode algorithmic analogue-to-digital converter 
using basic current mirrors. 
[35] 
3.1 Algorithmic Analogue-To-Digital Conversion 
The algorithmic analogue-to-digital conversion technique [8,17] has been 
known for many years as a conversion method that can take advantage of 
relative simple hardware to produce ADCs. The flow graph for an 
algorithmic conversion is shown in Fig.3.1. 
Input 
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Fig.3.1 Flow chart for algorithmic analogue-to-digital converter 
An algorithmic conversion is performed as follows: The input signal 
first doubled to create 2 Y^^. The new signal, 2 Y,^ is then compared with 
[36] 
reference. If 2//^ ^ is less than reference, the digital output is set to zero and 
2Y,fj becomes the new Y,^. IflY,^ exceed the reference, the digital output is 
set to one. For this case, the reference is then subtracted from 2 y,^  to create 
a new Y,,,. The new Y,^ can then either be fed back to the input as shown in 
Fig. 3.1 or on to a foUowmg identical cell which will perform exactly the 
same function and generate another bit of resolution. This process is 
repeated as many times as necessary to obtain the desired resolution. 
3.2 Algorithmic Analogue-To-Digital Converter Using Basic Current 
Mirrors 
A circuit that implements a one bit algorithmic analogue-to-digital 
conversion using basic current mirrors [4,23] is shown in Fig.3.2. The circuit 
consists of only nine transistors and a current comparator. In the signal path, 
there are only three nodes. This results in a small circuit size and has the 
potential for high-speed operation. The circuit operates as follows: 
The input current, I,,,, is multiplied by two usmg current mirror composed 
ofM,,A/jand A/j. Although A/jand M^ can be replaced by a single device 
with twice the width of M^, they are implemented as two separated devices 
to obtain a more accurate current ratio. Good matching is important because 
the ADC's accuracy will depend primarily on the matching of current 
mirrors. Following the multiplication, the signal, 2l,^, is mirrored from M^ 
through Afjto the comparator, COMP,, and through Mg to the output. COA/P, 
is used to compare 2/^ ^(from A/,) with /^^, the reference current (from 
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Fig.3.2 Bit cell for implementing one-bit algorithmic conversion 
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Fig.3,3 Cascade of bit cells for N-bit converter 
[38] 
off, resulting in an output current of 2//^ (from A/J. On the other hand, if 
21,^ exceeds /^.^, the digital output will be high, causing A/, to be on. 
WithM, on, /^^(fromAfj) will be subtracted from 2//^ (from M j resulting 
in an output current of 2/,^- I^p. This completes the one bit algorithmic 
conversion. 
To make an N bit convector, N bit cells are cascaded, as shown in 
Fig.3.3. All the bit cells share Transistor A/,o. 
The algorithmic ADC concept presented above has a number of 
advantages that should result in a circuit of very small size, which can 
operate at a high sampling rate. The circuit does not require capacitors, op-
amps, or control logic, all of which tend to increase the chip area 
significantly. Therefore, this configuration will result in a very compact 
circuit that can be easily modified for different resolutions. 
To achieve good resolution, the current mirrors used in the 
algorithmic current mode ADC must display excellent current matching. 
Therefore devices that exhibit a high output resistance and display good 
matching are essential. To improve the device's output resistance, long 
channel devices must be used. To improve the device matching, both the 
channel length and channel width must be significantly larger than the 
mmimum feature size permitted by the technology [24,25]. 
In above discussed current-mode (CM) analogue-to-digital converter 
(ADC), we use basic current mirrors and current comparator. Since there 
are many types of current mirrors and comparator, so now, we shall first 
introduce the basic current mirror and then current comparator. 
[39] 
3.3 The Basic Current Mirror 
A simple CMOS current mirror is shown in Fig. 3.4. If the finite output 
impedance of transistors are ignored and it is assimied that both transistors 
are the same size, then ^,and gjWill have the same current, since they both 
have the same gate to source voltage, Tg*. However, when finite output 
impedance is considered, whichever transistor has a larger drain-source 
voltage will also have a larger current. In addition, the finite output 
impedance of the transistors will cause the small signal impedance looking 
into the drain of 2^ > ^ ^ ^^ ^^  ^ ^^ infinite. 
Fig. 3.4 A basic CMOS current mirror 
To find the output unpedance of the current mirror, r^,, the small 
signal circuit is analyzed often placing a signal source, F,, at the output node. 
Then by defmition, r^ is given by the ratio K,//,, where /, is the current 
[40] 
flowing out of the source and into the drain of Q^. In Fig.3.5 (a) the small 
signal model for the overall current mirror, is shown and simplified small-
signal model is shown in Fig.3.5 (b). Vg,^ has been connected to ground via a 
resistance of l/g„, since no current flows through the l/g„, resistor, 
Fg,2 equals to zero, no matter what voltage level F, is applied to the current-
Q, Qa 





Fig. 3.5(a) A small -signal model for the basic current mirror 
and (b) a simplified small-signal model 
mirror output. Since MOS transistor operate unilaterally at low frequencies. 
Thus since g„2 V^^ ^ . the circuit is simplified to the equivalent small-signal 
model shown in Fig.3.5 (b). The small signal output impedance, r^,, is 
simply equal to r^j. 
[41] 
The simulated performance of the basic current-mirror is shown in 
Fig.3.6, In this figure, vb is the output voltage and ID (m2) is output current. 
A measurement of the slope of these curves is given by the small-signal 
output resistance. 
'out ~ J 
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Fig.3.6 Simulated performance of the basic current mirror 
[42] 
3.4 Current Comparator 
The current comparator compares two currents and generated a voltage 
output. The basic comparator use for algorithmic conversion is shown in 
Fig.3.7 [28]. This current comparator consists of two p-channel current 






Fig,3.7 Current comparator 
[43] 
The circuit operates as follows: As shown in Fig.3.7, if current /„, is 
equal to current 7^ , then M^and A/gWill attempt to source and sink 
respectively, the same amount of current. Both transistors will remain in the 
saturation region and their common drain voltage will be depend on their 
respective trans conductance parameters. 
If current/„ is greater than the current 7^ , then transistor M^, will try 
to source, more current than transistor A/g, sink. The drain voltage on M^ 
will rise to allow the current in both transistor to remain the same and V^ as 
a result will be in HIGH state. 
If current 7„, is less than the current 7;, then the reverse situation 
occurs. Afg will attempt to sink, more current than M^^can source. Therefore 
the drain voltage on M, will decrease (i.e. the drain voltage on M^ will 
increase), thereby allowing the dram current to remain equal to each other 
and as a result V^ will be LOW state. 
The simulated performance of current comparator is shown in Fig.3.8. 
Where v (5) is the output voltage. 
3.5 Implementation Results 
To test the proposed ch-cuit of figure 3.2, an ADC was simulated by using 
PSPICE where, the 3nm CMOS technology for the MOS transistors was 
used and the model parameters are listed in Table 3.1. The W/L parameters 
of MOSs and the constant current source used in the proposed ADC are 
listed in Table 3.2. The supply voltage used is +5V. After checking the I-bit 
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Fig,3.8 Simulated performance of current comparator 
Table 3.1 MOSFETS model used in the simulation 
.Model NmosLevel=2 
+vto=0.7 kp=l 15e-6 lambda=0.012e-6 nsub=1.8e+16 tox=150e-10 uo=500 
+phi=0.75 gamma=0.34 cgso=1.2e-10 cgdo=1.2e-10 rsh=35 cj=5.5e-4 
+cjsw=2.6e-10 js=3e-4 +ld=5e-8 vmax=4e+4 kf=3e-24 uexp=0.06 xj=1.3e-7 
.Model PmosLevel=2 
+vto=-0.7 kp=58e-6 lambda=0.023e-6 nsub=1.3e+16 tox=150e-10 uo=250 
+phi=0.80 gainma=0.29 cgso=1.2e-10 cgdo=1.2e-10 rsh=60 cj=6.5e-4 
+cjsw=4.5e-10 js=3e-4 +ld=5e-8 vmax=le+4 kf=1.5e-24 uexp=0 44 
+xj=1.3e-7 
[45] " 
Table 3.2 W/L parameters and constant current sources 
NMOS L=3Jmi W=6nm 
PMOS L=3nm W=18nm 
IREF 25 nA 
and so on. We find that there are errors generated after 3-bit with the model 
used. Hence, we get 3-bit resolution ADC and no more. This resulted in an 
offset error and gain error at full scale of -O.ILSB. Both the differential 
non-linearity and the integral non-linearity was less than 0.5LSB and a 
power dissipation of 2.87mW as shown in Table-3.3, and simulation result is 
shown in Appendix-A. 
The speed of the converter is primarily limited by the settling time of 
the current mirrors and length improved by using shorter channel length 
devices. The finite output resistance of the current mirrors lunits the 
resolution of the circuit. 
Due to the finite output resistance of the mirror, errors are generated 
by the subtraction operation at the output of the bit cell. The most significant 
errors for the converter occurs at the 011 1 to 10 0 transition, which 
corresponds to an mput slightly equal to the half of the full-scale input. In 
this case, the output of the first section will be very small (i.e. lour =2//^-
I^P% causing the voltage at the output to be pulled down to the threshold 
voltage of the n-channel device present at the mput stage of the following bit 
cell. The low output voltage causes the reference-mirroring device 3/,, in 
Fig. 3.2, to come out of saturation, resulting in a significant current error. 
This error is then amplified in successive stages of the converter leading to 
conversion errors and possibly missed codes. 
[46] 































To solve the subtraction problem, the voltage at the input to each bit 
cell must be kept as high as possible, even for extremely low currents. Both 
objectives can be met by using cascoded current mirrors that are described in 





In chapter-3, the accuracy of the ADC was found to be limited by the non-idealities of the current mirrors. As a means of achieving near ideal current mirror behavior required for the improved ADC 
resolution, tiie use of cascode and active current mirrors are discussed here. 
We shall first discuss about the cascode current mirror, and apply this 
current mirror in a bit cell for the ADC. Next we shall use active current 
mirror, which is described in section 4.3 briefly. Then test results for bit cell 
using active current mirrors are given. 
4.1 The Cascode Current Mirror [20,21] 
One of the current mirrors with higher output resistance is a cascode current 
mirror. These current mirrors have output impedance that is large than that 
of a simple current mirror by a factor of gjr^^y equivalent to the maximum 
gain of a single transistor amplifier. 
A cascode current mirror is shown in Fig.4.1. First, note that the 
output impedance looking m to the drain of Q^ is simply r^ ,^ which is seen 
using an analysis very sunilar to that, which was used in chapter 3 for the 
basic current mirror. Since the incremental resistance of each of diode 
connected transistors Qand gjis equal to \lg„ and thus is relatively small. 
We have assumed that the signal voltages at the gates of Q^ and Q^ are 
approximately zero. Replacing Q^ by its output resistance r^ a^nd replacing 
Q,by it equivalent circuit model leads to circuit shown in Fig. 4.2. Observe 
that we have for shnplicity, neglected the body effect in Q^. 
148] 
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Fig.4.2 Small-signal model of cascade current mirror 
[49] 
Analysis of the circuit of Fig.4.2 (b) is straight forward and leads to 
Rn-'-^ 
=ig.4ro,)ro2 (4-1) 
Thus, the output impedance has been increased by factor of g„^r^2^ which is 
an upper limit on the gain of a single transistor. 
The simulated performance of the cascode current mirror is shown in 
Fig.4.3. The improvement in slope reduction can be quantified by fmdmg 










Fig.4.3 Simulated performance of cascode current mirror 
[50] 
There is a disadvantage in using a cascode current mirror. It reduces 
the maximum output signal swings possible before transistors enter the 
triode region. To understand this reduction, recall that for an n-channel 
transistor to be in the active region, (also called the saturation or pinch-off 
region) its drain -source voltage must be greater than V^; F,^  is defined as 
V^=Vas-V, (4.2) 
Where V^ is given by the normal square law relation 
K^= V2/^/^„c^(W/L) (4.3) 
If we assume all transistors have the same sizes and currents, then they also 
all have the same V^ and, therefore, the same gate-source voltages, 
VQS^=V^ + V^. Also from Fig. 4.1, we see that 
-2V^+2V,„ (4.4) 
3 ^ " ^DS2 - ^G3 ~ ^GS4 
^^G^-iV^ + Vj 
= Kff+V. (4.5) 
Thus the drain-source voltage of gj is larger than the minimum 
needed to place it at the edge of the active region. Specifically, the drain-
output voltage, Vp^, can be without Q^ entering the triode region is given by 
^DS2 + «^if. the minimum allowed voltage for VQI^ is given by 
'^OUT 'OS2 "•" Kff 
=2fW+^; (4.6) 
[51] 
Which, again, is V^ greater than the minimum value of 2 F^. This loss of 
signal swing is a serious disadvantage when modem technologies are used 
and that might have a maximum allowed power supply voltage swing as 
small as 3V. 
4.2 Algorithinic ADC Converter Using Cascode Current Mirrors 
A circuit that implements a one bit algorithmic analogue to digital 
conversion using cascode current mirrors [6] is shown in Fig.4.4. This 
circuit consists three-cascoded current mirrors and a current comparator. The 
circuit operation is similar to that as in basic current mirror analogue- to-
digital convectors. To test the proposed circuit technique, an ADC was 
designed using Sjim CMOS technology, with same parameters, which were 
used m ADC of section 3.2. The ADC was tested using +5V power supply 
and using a reference current of 25 ^ A, found that simulation shown the 
output has errors after 4^ bit, and response is not r^iisable after this 4^ bit. 
Such a solution would not only increase minimum input voltage 
from Vj. tolVj., where Vj. is the device threshold voltage, but would also 
increase the output resistance of the current mirrors. Attempt to increase the 
output resistance through the use of cascoded device suffer from a number 
of limitations. In particular, such a solution will also reduce the maximum 
gate voltage for mirroring device; so current mirror's errors increase due to 
mismatching of threshold voltage K^ , a greatly reduced dynamic range and 
need for wide devices to ensure the same current handling capability. 




Fig,4,4 Schematic diagram of bit cell using cascade current 
mirror 
For high resolution, we must be using such a current mirror, which 
does not suffer from either mismatching of threshold voltage Vj., or fmite 
output resistance of the device. Operating the mirroring transistors with 
highest possible gate voltage can reduce the effects of the mismatches. 
Simultaneously, the dram to source voltage of the mirroring devices must be 
buffered from difference between the input and output voltages of the 
mirror, thereby ensuring that the finite output resistance of the device do not 
degrade the signal. 
[53] 
4.3 Active Current Mirror [211 
Another variation on the cascode current mirror is often referred to as the 
active mirror, which is a simplified current conveyor [13]. A simplified form 
of the circuit is shown in Fig.4.5, and it is used basically to increase the 
output impedance. The idea here is to use a feedback amplifier to keep the 
drain-source voltage across Q^ as stable as possible, irrespective of the 
output voltage. The addition of this amplifier ideally increases the output 
impedance by a factor equal to the one plus the loop gain over that which 
would occur for a classical cascode current mirror. The output resistance of 
the active current mirror is given by 
(} + A) (4.7) 
Where, A is the gain of the amplifier. 
Flg.4.5 Active current mirror 
[54] 
The simulated performance of the active current mirror of figure 4.5 
is shown in Fig.4.6 where vb is the output voltage and ID (m3) is output 
current. We get better current accuracy than for the basic current mirror. 
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Fig,4,6 Simulated performance of active current mirror 
4.4 Algorithmic Analogue-To-Digital Converter Using Active Current 
Mirrors 
To obtain improved current matching without reducing the dynamic range, 
the basic current mirror can be replaced by an active current mirror of 
Fig.4.5 [6,27], The drain to source voltage of the mirror can be buffered, 
without restrictmg the gate voltage of the device. The active current nurror, 
[55] 
which is a simplified current conveyor [33], has the primary advantage of 
allowing its input voltage to be fixed independent of the gate voltage of the 
mirroring device. If the active current nurror is operated such tiiat the output 
terminal is at the same potential as the input terminal, the detrimental effects 
of the finite output resistance of the device will be eliminated. 
Fig,4,7 Bit cell using active current mirror 
The bit cell for current mode algorithmic ADC using active current 
mirrors is shown in Fig.4.7. Each bit cell requires two active current mirrors 
and a current comparator, and shares a reference active current mirror. The 
input current//;y, is multiplied by two using a current mirror. Following the 
multiplication, a second current mirror is used to generate a copy of the 
signal, 2 7;^ ,^ at the input of the comparator and at the output stage. Reference 
current mirror is used to generate the copy of reference current to the other 
[56] 
input of the comparator. If the signal exceeds the reference current,/„^, the 
digital output is set high (logic 1) and reference current is subtracted from the 
signal to produce an output current of2l,f,'I^. On the other hand, if the 
reference exceeds the signal, the digital output is set low (logicO) and the 
output current is just 2 /^ . 
To maximize the performance of the circuit both active mirrors must 
be biased at the same potential and this potential must be equal to the 
threshold voltage of the comparator. Such a biasing arrangement ensures that 
the input and ou^ut devices for each current mirror will have the same drain 
to source potential. Therefore the effect of the finite, r„of the device is 
minimized, both within the bit cell and when the bit cell is connected to 
other bit cell. 
4.5 Implementation Results 
A complete N-bit converter is obtained by cascading N bit cells as was done 
for the previous cases. To test the proposed circuit of figure 4.7, an ADC 
was simulated by using PSPICE again with S^m CMOS technology for the 
MOSs transistors with same model parameters as used earlier. Simulation 
shows that the output has errors after 4* bit, hence, we get 4-bit ADC. The 
ADC was tested usmg a +5V power supply and lOO^ iA reference current. 
These results in 0 offset error and gam error at fiiU scale of 0.1 LSB. Both 
the differential non-linearity and integral non-linearity was less than 0.5LSB 
and power dissipation is 1.87W. 
When we are using active current mirrors in the design of current-
mode ADCs, a significant increase in resolution can be expected, and we get 
[57] 
4-bit resolution with same errors. Since the active current mirror reduces the 
effects of the current mirror's finite output resistance, significantly, shorter 
chaimei length devices can be used. Therefore, the use of active current 
mirrors will permit the construction of higher-resolution ADCs without 
significantly increasing the chip area. Results are shown ui Table 4.1 and 
simulation result is shown in Appendix-A. 

































CURRENT iJ^'^-S . 
5.0 Introduction 
In chapters 3 and 4, it is found that the resolution of the ADCs depend heavily upon current mirrors. The current mirror is another elementary building block, whose precision is limited by device mismatch. To 
implement high resolution ADC in a cost effective manner, the reliance on 
the close matching of device parameters must be avoided. The idea of 
storing some analogue information on a capeicitor can be applied to a current 
mirror. So an arrangement that uses the actual input current in self to set the 
current level of the device is more appropriate to avoid, the device matching 
to generate closely matched currents. 
Once the current level of the device has been set, the resulting gate 
voltage can be stored and recalled whenever the current is required at the 
future tune. In this chapter, we shall use current matching concept in 
algorithmic ADC that is discussed above. 
5.1 Algorithmic ADC Using Current Matching Concept (Switched 
Current Implementation) 
An algorithmic ADC can be unplemented using current matchmg concept 
with the circuit shown in FigS.l [34,35]. For this circuit, only one bit cell 
and some control circuitry are requked for a complete N-bit converter as 
shown in Fig.5.2, it has no requirement of N-bit converter as in the previous 
cases. For a one-bit cell, some switches, a current comparator, an amplifier 
and some capacitors are used. To perform an algorithmic conversion the 
converter's switches are controlled by the clock signals shown m Fig.5.3. 
The clock sequence is essentially the same for each bit conversion, except 




Fig, 5.1 Algorithmic ADC using current matching 
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Fig. 5.3 Clock signals for ADC shown in Fig. 5.1 
5.1.1 Circuit Operation 
The conversion of the most significant bit is initiated by closing the switches 
5,,52and SjCausmg the current in N^ to be set to I,,,. Once the gate voltage 
of Nj has settled, S a^nd Sjare opened, while ^ 4 and 5, are closed to set the 
current in iSTj to 7,^ . Then, by opening 5, and 5, and closing S^,S^,S^ and 
S^, the currents preserved in AT, and iV^ jare summed, to generating a current 
equal to 21,^. Now, the resultuig current 21,^, is then loaded into device P^. 
Once P^'is set, S2,S^and ^^are opened while ^^and 5g are closed, thus 
allowing the comparator to sense the current unbalance and hence determine 
[61] 
whether the signal, 21,^, is greater than the reference, I^^,... If the input 
signal exceeds the reference current, the output for the MSB will be 1; 
otherwise it will be a 0. This completes the conversion of the MSB. 
The remaining (N-1) bits are then converted in the following manner: 
The signal, which is now stored in P,, is loaded in to N^ by closing S^ , 
S a^nd Sj. If the output of the preceding bit was a 1, 5g is also closed to 
subtract the reference from the signal. If the output was a 0, 5g is opened so 
that the signal remains unchanged. Once A^, is set, N^ is set by closing 5 ,^ 
S^ and 5^. Finally, the signal is compared with the reference by closing 5^  
and 5,. This sequence is repeated until the desired resolution has been 
achieved. 
In this ADC, the total conversion time depends on the clock rate and 
the resolution of the converter. From Fig.5.3, it can be seen, that each bit 
conversion requires four clock cycles. Hence, an N-bit conversion requires 
4N clock cycles, and the sampling rate is equal to the clock rate divided by 
4N. Due to sampling nature of the circuit, pipelined architecture can be used 
to de crease the conversion time equal to one quarter of the clock rate 
independent of the resolution of the converter. Although the size of the 
storage capacitors will affect the amount of noise in the circuit, they are not 
used to transfer and store precise amounts of charge as in the case of 
switched-capacitor ch-cuit and their charge voltage linearity is not important. 
5.1.2 Design Considerations 
When implementing the current matching ADC, careful layout and device 
[62] 
sizing are important to minimize the detrimental effects of noise on the 
performance of the circuit. Following points should be considered: 
• To maximize the circuits dynamic range, the gain constant of P, 
should be twice the gain constant of N^ and N^. 
• The size of the storage capacitors is determined by the maximum 
acceptable level of switch included charge injection and kT/C noise. 
• The coupling of the power supply noise into the signal path is 
minimized by placing the storage capacitor electrically and physically 
close to their associated transistors. 
• Lot of substrate connections should be used to minunize the injection 
of noise from substrate mto the curcuit. 
FoUowmg these guidelines allows one to achieve the high-resolution 
capabilities inherent with the current matching technique. 
5.2 Implementation Results 
Although the current matching ADC require control logic and uses storage 
capacitors, the resulting cu*cuit offers a significant reduction in the total 
cu-cuit area over that of the design owing to better utilization of analogue 
components. To test this circuit, we use following parameters; power supply 
of+2.5V and -2.5V, reference current of lOOjiA, conversion time is 4^s for 
one bit and storing capacitors are selected equal to 50pf with 3^m CMOS 
technology. The circuitry of figure 5.2 shall be needed for practical 
realization includmg the design of control logic for the operation of 
switches. However, for the purpose of testing,this block diagram of figure 
5.2 was not: instead a tune dependent input signals based clocks of Fig.5.3 
[63] 
were used to operate the switches. The switches could be simulated eithe 
(1) the use of MOS transistors with gate as control terminal or (2) a voltagt 
controlled switch. For simulation, first option was used. As 3fim CMOS 
technology was used for the MOS transistors, the same parameters, which 
were used earlier, were also used here. To illustrate examples with two 
inputs of 60^A and 30^A were considered for the PSPICE simulation. The 
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Fig.5.4 Simulated waveform of current matching algorithmic 
ADC with input current of 60^A 
[64] 
Figure 5.4 shows the simulated output voltage for the input current of 
60nA for 8-bit resolution ADC. The following conditions are obtained: 
• During the time period of O^ is to 3^s, output voltage level is low and 
become high at S i^s and remains so up to 4^s because of input current 
(i.e. 21,^) being greater than the reference current of lOO i^A, meaning 
thereby giving a logical 1 output. 
• During the time period of 4ns to 12^8, the output is low due to less 
input current than reference current, which means that bits2,3 and 4 
are low. 
• Next, 4* and 5* bits are high due to same reasons, whereas, 6"' and 7* 
bits are low and so on. 
• We get digital word 100II001, corresponding to an analog input of 
60nA current. 
Similarly, figure 5.5 shows the simulated output voltage for the input 
current of 30nA for 5-bit resolution ADC. The following conditions are 
obtained: 
• During the time period of Ojis to 4ns, output voltage level is low 
because of input current (i.e. 2/,^) being smaller than the reference 
current of lOO^A, meaning thereby giving a logical 0 output. 
• During the tune period of 4ns to 7ns, the output is low and become 
high at 7ns and remains so up to 8ns due to large input current than 
reference current, which means that bit 2is high. 
• Next, 3^** and 4* bits are low due to same reasons, whereas, 5* bit is 
high. 
[65] 
• We get digital word 01001, corresponding to an input current of 
30^A. 
Current matching ADC will allow one to fiirther increase the resolution, 
which does not require match components. In this case, an increase in the 
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Fig. 5.5 Simulated waveform of current matching algorithmic ADC 
with input current of30\iA 
[66] 
5.3 Limitations Of Current Matching Concept ADC 
• Systematic Errors 
1. Settling time of the current- sampler 
2. Charge injection from the voltage sampling switches. 
3. Charge leakage from the sampling capacitors. 
• Random Error 
1. Thermal noise of the sampling switches and the current sources. 
5.4. Dynamic Current Mirror [36] 
The recent development of the dynamic analogue technique is dynamic 
current mirror [36]. The accuracy obtained makes these current mirrors 
useful for various applications where accurate currents are needed, such as 
D/A converters, continuous-time filters, neural network and switched current 
filters etc. We can also use these current mirrors in current-mode algorithmic 
analogue-to-digital converters. We shall discuss the dynamic current mirror 
and give their limitations, as they can be especially usefiil for ADCs 
discussed in this report earlier. 
Dynamic current mirror is shown in Fig.5.6. In this Fig., when the 
switches 5^ , and 5^ 2 are closed, the current source feeds the input current to 
the diode coimected transistor Tj„. During this phase switch 5^ 3 is open. 
After opening sampling switch 5^,, capacitor Cj maintains (memories) the 
gate voltage and thus the drain current of Tj„ remains equal to I,,^. In Fig. 5.1 
(b), when switch Sjj is opened and S^ , closed, the memorized drain current is 
available at the output. Fig.5.1(c) shows the corresponding clock phases. 






Fig.5.6 Dynamic current mirror 
[68] 
5^,, closed). The elementary cell formed with T^„, Cj and the switches, S^„ 
Sj2 and 5^ 3 can be repeated as desired to obtain many current source of value 
I,fj each. 
Hence, we see that the drain current is independent of matching and 
linearity of capacitor Cj. Besides some advantage, this principle of dynamic 
current mirrors is limited by the following major effects: 
• When switching off MOS transistors, the mobile charges in the 
inversion charge layer are shared between drain, source and substrate. 
A part of charge released by the sampling switch S ,^, is added to the 
charge already stored on the storing capacitor Cj and thus changes the 
memorized gate voltage and drain current. 
• When switching ^^^and 5^, transients occur. Their amplitude is 
proportional to the voltage difference {V^- V^) applied to these 
switches. 
• The leakage currents from the junctions of the sampling switch 5 ,^ 
discharge the storing capacitor Cj and determine the minimum 
switching frequency of the mirror for a given accuracy. 
An important requirement is that the output current should not depend on 
the output voltage. As for a normal current mirror design, the finite output 
conductance of the MOS transistor r„ has to be minimized to obtain an 
accurate current mirror. 
To reduce the transients and the output conductance effect, voltage V^ 
should be as close as possible to voltage r^. A good way to impose this is to 
implement a cascode structures by means of a common gate transistor. 
[69] 
5.5 CONCLUSIONS 
An analogue-to-digital converter based on the algorithmic method has been 
studied, designed and simulated using current instead of voltage as the basic 
signal. The current-mode algorithmic ADCs have a number of features such 
that helpful in reducing the size and power requirement and that make them 
attractive for higher resolution with their implementation in VLSI systems. 
Their extremely favorable speed and area tradeoff makes them well suited 
for use in large signal processing systems where it is important that ADC 
does not consume a large portion of chip area. 
The basic current mirror ADC is well suited for built-in analogue self-
testing purpose owing to its small size, low power consumption and lack of 
control circuitry. These converters are expected to be useful for battery-
powered circuits, in which their low power requirements are a distinct 
advantage. 
The current matching based converters are also expected to be useful 
for battery-powered circuits. At the same tune, these circuits can be 
implemented without the need for high gain amplifier and if capacitors are 
required, their matching and linearity are not significant factors in the 
performance of the circuit. 
The uses of active current mirrors increase the resolution of analogue-
to-digital converters, without increasing the chip area. 
While above discussed ADCs are suitable for many applications, 
further cu-cuit refinements should permit the designer to achieve both better 
speed and better resolution. To achieve higher resolution, higher output 
resistance current mirrors will be required for the basic current mirror ADC. 
[70] 
In the case of active current mirror and current matching based 
converters, it is expected that the speed can be improved by settling time of 
the amplifiers. In the case of current matching ADC, the use of a pipelined 
architecture will allow fiirther increase the sampling rate. In this type of 
ADC, (i.e. current matching ADC) which does not require matched 
components; an increase in the resolution to at least the 13-bit range can be 
expected through the use of a better charge injection cancellation scheme. 
The use of new and different technologies is also expected to enhance 
the performance of current mode analogue-to-digital converters. In 
particular, the use of BiCMOS process should lead to a significantly 
improved active current mirror with, ideally, zero input current and a very 
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**** 05/09/05 14:32:11 ******* PSpice 10.0.0 (Jan 2003) ******* ID# 1111111111 
•Simulation of Basic Current Mirror* 
CIRCUIT DESCRIPTION 
* * * * * • * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * • * * * * * * * * * * * * * * * * * * * * * * * * * * < 
vb 2 0 dc +5v 
iin 0 1 lOOu 
ml 1 1 0 0 nmod l=3u w=6u 
m2 2 1 0 0 nmod l=3u w=6u 
.model nmod nmos (level=2 vto=0.7 kp=115e-6 lambda=0.012e-6 nsub=1.8e+16 tox=150e-10 u 
0=500 phi=0.75 
+gamma=0.34 cgso=1.2e-10 cgdo=1.2e-10 rsh=35 cj=5.5e-4 cjsw=2.6e-10 js=3e-4 ld=5e-8 v 
max=4e+4 
+kf=3e-24 \iexp=0.06 xj=1.3e-7) 
.dc iin Oua lOOua lOua 
•print dc id(ml) id(m2) 
.op 
• end 
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**** 05/09/05 14:36:42 ******* PSpice 10.0.0 (Jan 2003) ******* ID# 1111111111 
*Simulation of Cascode Current Mirror* 
**** CIRCUIT DESCRIPTION 
****************************************************************************** 
vb 4 0 +5v 
iin 0 1 lOOua 
ml 2 2 0 0 nmod l=3u w=6u 
m2 3 2 0 0 nmod l=3u w=6u 
m3 1 1 2 2 nmod l=3u w=6u 
m4 4 1 3 3 nmod l=3u w=6u 
.model nmod nmos (level=2 vto=0.7 kp=115e-6 lambda=0.012e-6 nsub=1.8e+16 tox=150e-10 
0=500 phi=0.75 
+gamma=0.34 cgso=1.2e-10 cgdo=1.2e-10 rsh=35 cj=5.5e-4 cjsw=2.6e-10 js=3e-4 ld=5e-8 
max=4e+4 
+kf=3e-24 uexp=0.06 xj=1.3e-7) 
•print dc id(ml) id(m4) 
.dc iin Qua lOOua lOua 
.op 
.end 
DC TRANSFER CURVES TEMPERATURE = 27.000 DEG C 
****************************************************************************** 












































































D:\Docuinents and Settings\Aclininistrator\My Documents\inainta2\gupta\acin. out 
**** 05/09/05 14:43:26 ******* PSpice 10.0.0 (Jan 2003) ******* ID# 1111111111 
*SIMUTATION OF ACTIVE CURRENT MIRROR* 
**** CIRCUIT DESCRIPTION 
****************************************************************************** 
vb 4 0 dc +5v 
vss 6 0 dc -5v 
iin 0 1 lOOua 
vbias 3 0 dc 2v 
ml 1 1 0 0 nmod l=3u w=6u 
m2 2 1 0 0 nmod l=3u w=6u 
m3 4 5 2 0 nmod l=3u w=6u 
.model nmod nmos (level=2 vto=0.7 kp=115e-6 lambda=0.012e-6 nsub=1.8e+16 tox=150e-10 
0=500 phi=0.75 
+gamma=0.34 cgso=1.2e-10 cgdo=1.2e-10 rsh=35 cj=5.5e-4 cjsw=2.6e-10 js=3e-4 ld=5e-8 
max=4e+4 
+kf=3e-24 uexp=0.06 xj=1.3e-7) 
xal 3 2 4 6 5 ua741 
.lib nom.lib 
.dc iin Qua lOOua lOua 
.print dc id(ml) id(m2) id(m3) 
.op 
.end 
DC TRANSFER CURVES TEMPERATURE = 27.000 DEG C 
i r * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * . 

























































































D:\Docuinents and Set t ings\Adminis t ra tor \My Docuinents\mainta2\gupta\MCC.out 
1: 
2: **** 05/02/05 09:32:38 ******* pspice 10.0.0 (Jan 2003) ******* ID# 1111111111 
3: * SIMULATION OF CURRENT COMPARATOR* 
4: 
5: 






13: vb 1 0 dc 5v 
14: ia 0 2 50ua 
15: ib 3 0 25ua 
16: ml 2 2 0 0 nmod l=3u w=6u 
17: m2 4 2 0 0 nmod l=3u w=6u 
18: m3 4 4 1 1 pmod l=3u w=18u 
19: m4 5 4 1 1 pmod l=3u w=18u 
20: m5 3 3 1 1 pmod l=3u w=18u 
21: m6 6 3 1 1 pmod l=3u w=18u 
22: m7 6 6 0 0 nmod l=3u w=6u 
23: mS 5 6 0 0 nmod l=3u w=6u 
24: .model nmod nmos (level=2 vto=0.7 kp=115e-6 lambda=0.012e-6 nsub=1.8e+16 tox=150e-10 
0=500 phi=0.75 
25: +gainma=0.34 cgso=1.2e-10 cgdo=1.2e-10 rsh=35 cj=5.5e-4 cjsw=2.6e-10 js=3e-4 ld=5e-8 
max=4e+4 
26: +kf=3e-24 uexp=0.06 xj=1.3e-7) 
27: .model pmod pmos (level=2 vto=-0.7 lcp=58e-6 lambda=0.023e-6 nsub=1.3e+16 tox=150e-10 
0=250 phi=0.80 
28: +gainma=0.29 cgso=1.2e-10 cgdo=1.2e-10 rsh=60 cj=6.5e-4 cjsw=4.5e-10 js=3e-4 ld=5e-8 
max=le+4 
29: +kf=1.5e-24 uexp=0.44 xj=1.3e-7) 
30: .dc ia Qua 50ua lua 
31: .print dc v(5) 









































D:\Dociiments and Set t ings\Administrator\My Documents\mamta2\gupta\mladc. out 
1: 
2: **** 04/27/05 12:09:22 ******* PSpice 10.0.0 (Jan 2003) ******* ID# 1111111111 
3: *SIMULATION OF ALGORITHMIC ADC USING BASIC CURRENT MIRROR* 
4: 



























































vdd 9 0 dc +5v 
iin 0 1 dc 20ua 
iref 0 4 dc 25ua 
mla 1 1 0 0 nmod l=3u w=6u 
in2a 5 1 0 0 nmod l=3u w=6u 
m3a 5 1 0 0 nmod l=3u w=6u 
m4a 5 5 9 9 pmod l=3u w=18u 
m5a 6 5 9 9 pmod l=3u w=18u 
m6a 3 5 9 9 pmod l=3u w=18u 
m7a 7 4 0 0 nmod l=3u w=6u 
m8a 8 4 0 0 nmod l=3u w=6u 
m9a 3 2 8 0 nmod l=3u w=6u 
mlO 4 4 0 0 nmod l=3u w=6u 
mlla 6 6 0 0 nmod l=3u w=6u 
ml2a 10 6 0 0 nmod l=3u w=6u 
ml3a 10 10 9 9 pmod l=3u w-18u 
ml4a 2 10 9 9 pmod l=3u w=18u 
ml5a 7 7 9 9 pmod l=3u w=18u 
ml 6a 11 7 9 9 pmod l=3u w=18u 
ml7a 11 11 0 0 nmod l=3u w=6u 
ml8a 2 11 0 0 nmod l=3u w=6u 
mlb 3 3 0 0 nmod l=3u w=6u 
m2b 12 3 0 0 nmod I=3u w=6u 
m3b 12 3 0 0 nmod l-3u w=6u 
m4b 12 12 9 9 Fa«iod l=3u w=18u 
m5b 13 12 9 9 pmod l=3u w=18u 
m6b 3a 12 9 9 pmod l=3u w-18u 
m7b 14 4 0 0 nmod l=3u w-6u 
mSb 15 4 0 0 nmod l-3u w=6u 
m9b 3a 2a 15 0 nmod l=3u w=6u 
mllb 13 13 0 0 nmod l=3u w=6u 
ml2b 16 13 0 0 nmod l»3u w=6u 
ml3b 16 16 9 9 pmod l=3u w=18u 
ml4b 2a 16 9 9 pmod l-3u w=18u 
ml5b 14 14 9 9 pmod l=3u w-18u 
ml6b 17 14 9 9 pmod l=3u w=18u 
ml7b 17 17 0 0 nmod l=3u w=6u 
ml8b 2a 17 0 0 nmod l=3u vf=6u 
mlc 3a 3a 0 0 nmod l=3u w=6u 
m2c 18 3a 0 0 nmod l=3u w=6u 
m3c 18 3a 0 0 nmod l«=3u w-6u 
m4c 18 18 9 9 pmod l=3u w=6u 
mSc 19 18 9 9 pmod l=3u w=6u 
m6c 3b 18 9 9 pmod l=3u w=6u 
m7c 20 4 0 0 nmod I=3u w=6u 
m8c 21 4 0 0 nmod l=3u w=6u 
m9c 3b 2b 21 0 nmod l=3u w=6u 
mile 19 19 0 0 nmod l=3u w=6u 
ml2c 22 19 0 0 nmod l=3u w=6u 
ml3c 22 22 9 9 pmod l=3u w=18u 
ml4c 2b 22 9 9 pmod l=3u w=18u 
ml5c 20 20 9 9 pmod l=3u w=18u 
ml6c 23 20 9 9 pmod l=3u w=18u 
ml7c 23 23 0 0 nmod l=3u w=6u 
ml8c 2b 23 0 0 nmod l=3u w=6u 
•model nmod nmos (level=2 vto=0 
.7 kp=115e-6 lambda=0.012e-6 nsub=1.8e+16 tox=150e-
0=500 phi=0.75 
65: +gamma=0.34 cgso=1.2e-10 cgdo=1.2e-10 rsh=35 cj=5.5e-4 cjsw=2.6e-10 js=3e-4 ld=5e-: 
max=4e+4 
66: +kf=3e-24 uexp=0.06 xj=1.3e-7) 
67: .model pmod pmos (level=2 vto=-0.7 kp=58e-6 lambda=0.023e-6 nsub=1.3e+16 tox=150e-
0=250 phi=0.80 
68: +gamma=>0.29 cgso=1.2e-10 cgdo=1.2e-10 rsh=60 cj=6.5e-4 cjsw=4.5e-10 js=3e-4 ld=5e-i 
max=le+4 
69: +kf=1.5e-24 uexp=0.44 xj=1.3e-7) 
70: .dc iin Oua 25ua 3.125ua 
71: .print dc v(2) v(2a) v(2b) 
72: .op 














































































r * * * * * * * * J : * * * * * * * * * * * * * • 









































*TOTAL POWER DISSIPATION * 2.80E-03 WATTS 
•OPERATING POINT INFORMATION * TEMPERATURE = 27.000 DEG C 
****************************************************************************** 



























































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































**** 04/29/05 09:53:52 ******* PSpice 10.0.0 (Jan 2003) ******* ID# 11111111 
11 




vdd 1 0 +5v 
iin 0 2 20ua 

















4 0 nmod l=3u w=6u 
0 0 nmod l=3u w=6u 
5 0 nmod l=3u w=6u 
0 0 nmod l=3u w=6u 
6 0 nmod l=3u w=6u 
0 0 nmod l=3u w=6u 
8 1 pmod l=3u w=18u 
1 1 pmod l=3u w=18u 
7 9 1 pmod l=3u w=18u 
m5bl 9 8 1 1 pmod l=3u w=18u 
m6al 15k 7 11 1 pmod l=3u w=18u 
m6bl 11 8 1 1 pmod l=3u w=18u 
m7al 12 3 18 0 nmod l=3u w=6u 
m7bl 18 20 0 0 nmod l=3u w=6u 
nmod l=3u w=6u 
nmod l=3u w=6u 
0 nmod l=3u w=6u 
3 20 0 nmod l=3u w=6u 
0 nmod l=3u w=6u 
mSal 13 3 19 0 
mSbl 19 20 0 0 
m91 15k 14k 13 
mlOal 3 
mlObl 20 20 
mill 10 10 0 0 nmod l=3u w=6u 
ml21 16 10 0 0 nmod l=3u w=6u 
ml31 16 16 1 1 pmod l=3u w=18u 
ml41 14k 16 1 1 pmod l=3u w=18u 
ml51 12 12 1 1 pmod l=3u w=18u 
ml61 17 12 1 1 pmod l=3u w=18u 
ml71 17 17 0 0 nmod l=3u w=6u 
ml81 14k 17 0 0 nmod l=3u w=6u 
mla2 15k 15k 21 0 nmod l=3u w=6u 
mlb2 21 21 0 0 nmod l=3u w=6u 
m2a2 24 15k 22 0 nmod l=3u w=6u 
nmod l=3u w=6u 
0 nmod l=3u w=6u 
nmod l=3u w=6u 
m4a2 24 24 25 1 pmod l=3u w=18u 
m4b2 25 25 1 1 pmod l=3u w=18u 
m5a2 27 24 26 1 pmod L=3u w=18u 
1 1 pmod l=3u w=18u 
1 pmod l=3u w=18u 
pmod l=3u w=18u 
nmod l=3u w=6u 
m7b2 33 20 0 0 nmod l=3u w=6u 
m8a2 30 3 34 0 nmod l=3u w=6u 
m8b2 34 20 0 0 nmod l=3u w=6u 
m2b2 22 21 0 0 
m3a2 24 15k 23 
m3b2 23 21 0 0 
m5b2 26 25 
m6a2 151 24 28 
m6b2 28 25 1 1 
ra7a2 29 3 33 0 
m92 151 141 30 
mll2 27 27 0 0 
ml22 31 27 0 0 
0 nmod l=3u w=6u 
nmod l=3u w=6u 
nmod l=3u w=6u 
ml32 31 31 1 1 pmod l=3u w=18u 
ml42 141 31 1 1 pmod l=3u w=18u 
ml52 29 29 1 1 pmod l=3u w=18u 
ml62 32 29 1 1 pmod l=3u w=18u 
ml72 32 32 0 0 nmod l=3u w=6u 
ml82 141 32 0 0 nmod l=3u w=6u 
mla3 151 151 35 0 nmod l=3u w=6u 
mlb3 35 35 0 0 nmod l=3u w=6u 
m2a3 38 151 36 0 nmod l=3u w=6u 
m2b3 36 35 0 0 nmod l=3u w=6u 
m3a3 38 151 37 0 nmod l=3u w=6u 
m3b3 37 35 0 0 nmod l=3u w=6u 























































m4a3 38 38 39 1 pmod l=3u w=18u 
m4b3 39 39 1 1 pmod l=3u w=18u 
m5a3 41 38 40 1 pmod l=3u w=18u 
m5b3 40 39 1 1 
m6a3 ISra 38 42 
m6b3 42 39 1 1 
m7a3 43 3 47 0 
m7b3 47 20 0 
m8a3 44 3 48 
mll3 41 41 0 0 






50 49 0 0 




pmod l=3u w=18u 
1 pmod l=3u w=18u 
pmod l=3u w=18u 
nmod l=3u w=6u 
0 nmod l=3u w=6u 
0 nmod l=3u w=6u 
m8b3 48 20 0 0 nmod l=3u w=6u 
m93 15m 14m 44 0 nmod l=3u w=6u 
nmod l=3u w=6u 
nmod l=3u w=6u 
ml33 45 45 1 1 pmod l=3u w=18u 
ml43 14m 45 1 1 pmod l=3u w=18u 
ml53 43 43 1 1 pmod l=3u w=18u 
ml63 46 43 1 1 pmod l=3u w=18u 
ml73 4 6 4 6 0 0 nmod l=3u w=6u 
ml83 14m 46 0 0 nmod l=3u w=6u 
mla4 15m 15m 49 0 nmod l=3u w=6u 
mlb4 49 49 0 0 nmod l=3u w=6u 
m2a4 52 15m 50 0 nmod l=3u w=6u 
nmod l=3u w=6u 
0 nmod l=3u w=6u 
0 0 nmod l=3u w=6u 
53 1 pmod l=3u w=18u 
1 1 pmod l=3u w=18u 
m5a4 55 52 54 1 pmod l=3u w=18u 
m5b4 54 53 1 1 pmod l=3u w=18u 
15n 52 56 1 pmod l=3u w=18u 
pmod l=3u w=18u 
nmod l=3u w=6u 
nmod l=3u w=6u 
nmod l=3u w=6u 
nmod l=3u w=6u 
0 nmod l=3u w=6u 
nmod l=3u w=6u 
nmod l=3u w=6u 
1 1 pmod l=3u w=18u 
ml44 14n 59 1 1 pmod l=3u w=18u 
ml54 57 57 1 1 pmod l=3u w=18u 
60 57 1 1 pmod l=3u w=18u 
60 60 0 0 nmod l=3u w=6u 
14n 60 0 0 nmod l=3u w=6u 
.model nmod nmos {level=2 vto=0.7 kp=115e-6 lambda=0.012e-6 nsub=1.8e+16 
+tox=150e-10 uo=500 phi=0.75 gamma=0.34 cgso=1.2e-10 cgdo=1.2e-10 rsh=35 
+cj=5.5e-4 cjsw=2.6e-10 js=3e-4 ld=5e-8 vmax=4e+4 kf=3e-24 uexp=0.06 xj=l 
.model pmod pmos (level=2 vto=-0.7 kp=58e-6 lambda=0.023e-6 nsub=1.3e+16 
+tox=150e-10 uo=250 phi=0.80 gamma=0.29 cgso=1.2e-10 cgdo=1.2e-10 rsh=60 
+cj=6.5e-4 cjsw=4.5e-10 js=3e-4 ld=5e-8 vmax=le+4 kf=1.5e-24 uexp=0.44 xj=l 
.3e-7) 
.dc iin Oua 25ua 1.56ua 








56 53 1 1 





m8b4 62 20 0 0 
m94 15n 14n 58 
mll4 55 55 
ml24 59 55 














































































































































































































27.000 DEG C 
* * * * * * " * * * * * * • * * • * * * * * * * * * * * * * * * * * * * * * * * * * * * + * * * * * * * * * * * * * * * * * * * * * * * * * 





























































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































D:\Documents and Set t ings\Adrainistrator\My Docuinents\mamta2\gupta\aaa.out 
1: il 
2: **** 04/29/05 09:26:26 ******* PSpice 10.0.0 (Jan 2003) ******* ID# 1111111111 
3: *SIMULATION OF ALGORITHMIC ADC USING ACTIVE MIRRORS* 
A > i t * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * - * * - * * * - * * * - * * * * * * * - * - * * - * * - * - * * * * - * * * * * * - * -
5: *CIRCUIT DESCRIPTION* 
g. ****************************************************************************** 
7: 
8: vb 1 0 dc +5v 
9: vss 2 0 dc -5v 
10: vbias 3 0 dc 3v 
11: iin 0 4 dc lOOua 
12: iref 0 5 dc lOOua 
13: mil 4 4 0 0 nmod l=3u w=6u 
14: in21 6 4 0 0 nmod l=3u w=6u 
15: m31 6 4 0 0 nmod l=3u w=6u 
16: m41 7 7 11 pmod l=3u w=18u 
17: m51 9 7 1 1 pmod l=3u w=18u 
18: m61 k2 7 1 1 pmod l=3u w=18u 
19: m71 14 5 0 0 nmod l=3u w=6u 
20: m81 15 5 0 0 nmod l=3u w=6u 
21: m91 k2 18 15 0 nmod l=3u w=6u 
22: mlOl 5 5 0 0 nmod l=3u w=6u 
23: mal 7 8 6 0 nmod l=3u w=6u 
24: mbl 9 10 11 0 nmod l=3u w=6u 
25: mcl 12 13 14 0 nmod l=3u w=6u 
26: mill 11 11 0 0 nmod l=3u w=6u 
27: ml21 16 11 0 0 nmod l=3u w=6u 
28: ml31 16 16 1 1 janod l=3u w=18u 
29: ml41 18 16 1 1 pmod l=3u w=18u 
30: ml51 12 12 1 1 pmod l=3u w=18u 
31: ml61 17 12 1 1 panod l=3u w=18u 
32: ml71 17 17 0 0 nmod l=3u w=6u 
33: ml81 18 17 0 0 nmod l=3u w=6u 
34: xall 3 6 1 2 8 ua741 
35: xa21 3 11 1 2 10 ua741 
36: xa31 3 14 1 2 13 ua741 
37: ml2 k2 k2 0 0 nmod l=3u w=6u 
38: m22 19 k2 0 0 nmod l=3u w»6u 
39: m32 19 k2 0 0 nmod l=3u w-6u 
40: m42 20 20 1 1 Ewiod l=3u w=18u 
41: m52 22 20 1 1 pmod l=3u w=18u 
42: m62 k3 20 1 1 pmod l«3u w=-18u 
43: m72 27 5 0 0 nmod l=3u w=6u 
44: m82 28 5 0 0 nmod l=3u w=6u 
45: m92 k3 31 28 0 nmod l=3u w=6u 
46: ma2 20 21 19 0 nmod l=3u w-6u 
47: mb2 22 23 24 0 nmod l=3u w-6u 
48: mc2 25 26 27 0 nmod l=3u w«6u 
49: mll2 24 24 0 0 nmod l=3u w=6u 
50: ml22 29 24 0 0 nmod l=3u w=6u 
51: ml32 29 29 1 1 pmod l=3u w=18u 
52: ml42 31 29 1 1 pmod l=3u w=18u 
53: ml52 25 25 1 1 pmod l=3u w=18u 
54: ml62 30 25 1 1 pmod l=3u w=18u 
55: ml72 30 30 0 0 nmod l=3u w=6u 
56: ml82 31 30 0 0 nmod l=3u w=6u 
57: xal2 3 19 1 2 21 ua741 
58: xa22 3 24 1 2 23 ua741 
59: xa32 3 27 1 2 26 ua741 
60: ml3 k3 k3 0 0 nmod l=3u w=6u 
61: m23 32 k3 0 0 nmod l=3u w=6u 
62: m33 32 k3 0 0 nmod l=3u w=6u 
63: m43 33 33 1 1 pmod l=3u w=18u 
64: m53 35 33 1 1 pmod l=3u w=18u 
65: m63 k4 33 1 1 pmod l=3u w=18u 
66: m73 40 5 0 0 nmod l=3u w=6u 
67: m83 41 5 0 0 nmod l=3u w=6u 
68: m93 k4 44 41 0 nmod l=3u w=6u 
69: ma3 33 34 32 0 nmod l=3u w=6u 
70: nib3 35 36 37 0 nmod l=3u w=6u 
71: mc3 38 39 40 0 nmod l=3u w=6u 
72: mll3 37 37 0 0 nmod l=3u w=6u 
73: ml23 42 37 0 0 nmod l=3u w=6u 
74: ml33 42 42 1 1 pmod l=3u w=18u 
75: ml43 44 42 1 1 pmod l=3u w=18u 
76: ml53 38 38 1 1 pmod l=3u w=18u 









































































ml63 43 38 1 1 pmod l=3u w=18u 
ml73 43 43 0 0 ninod l=3u w=6u 







ml4 k4 k4 
m24 45 lc4 
m34 45 k4 
m4 4 4 6 46 




m94 k5 57 54 
ma4 46 47 45 
2 34 ua741 
2 36 ua741 
2 39 ua741 
0 nmod l=3u w=6u 
0 nmod l=3u w=6u 
0 nmod l=3u w=6u 
1 pmod l=3u w=18u 
1 pmod l=3u w=18u 
k5 46 1 1 pmod l=3u w=18u 
5 0 0 nmod l=3u w=6u 
5 0 0 nmod l=3u w=6u 
0 nmod l=3u w=6u 
0 nmod l=3u w=6u 
mb4 48 4 9 50 0 nmod l=3u w=6u 
mc4 51 52 53 
mll4 50 50 0 
ml24 55 50 
ml34 55 55 
ml44 57 55 
ml54 51 51 
ml64 56 51 
ml74 56 56 
ml84 57 56 
0 nmod l=3u w=6u 
0 nmod l=3u w=6u 
0 nmod l=3u w=6u 
1 pmod l=3u w=18u 
1 pmod l=3u w=18u 
1 pmod l=3u w=18u 
1 pmod l=3u w=18u 
0 nmod l=3u w=6u 
0 nmod l=3u w=6u 
xal4 3 45 1 2 47 ua741 
xa24 3 50 1 2 49 ua741 
xa34 3 53 1 2 52 ua741 
.model nmod nmos (level=2 vto=0.7 kp=115e-6 lambda=0.012e-6 nsub=1.8e+16 tox=150e-10 u 
0=500 phi=0.75 
+gamma=0.34 cgso=l.2e-10 cgdo=1.2e-l0 rsh=35 cj=5.5e-4 cjsw=2.6e-10 js=3e-4 ld=5e-8 v 
max=4e+4 
+kf=3e-24 uexp=0.06 xj=1.3e-7) 
-model pmod pmos (level=2 vto=-0.7 kp=58e-6 lambda=0.023e-6 nsub=1.3e+16 tox=150e-10 u 
0=250 phi=0.80 
+gamma=0.29 cgso=1.2e-10 cgdo"1.2e-l0 rsh=60 cj=6.5e-4 cjsw=4.5e-10 js=3e-4 ld=5e-8 v 
max=le+4 
+kf=1.5e-24 uexp=0.44 xj=1.3e-7) 
•lib nom.lib 
.dc iin Oua lOOua 6.25ua 

















































































































•TOTAL POWER DISSIPATION* -1.87E+00 WATTS 
•OPERATING POINT INFORMATION TEMPERATURE = 27.000 DEG C 
****************************************************************************** 
•CORRESPONDING VALUES OF MOSFETS* 

































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































D:\Documents and Sett ings\Administrator\My Documents\mamta2\cu matt 8s60.out 
1: n 
2: **•* 06/09/05 13:52:29 ******* PSpice 10.0.0 (Jan 2003) ******* ID# 1111111111 
3: *current matching ado* 
4: 
5. ****************************************************************************** 
6: *CIRCUIT DESCRIPTION* 
7. ****************************************************************************** 
8: 
9: vb 1 0 +2.5V 
10: vss 20 0 -2.5v 
11: ibias 23 0 pwl(Ou 60ua lu 60ua 2u 60ua 3u 60ua 4u 60ua 4. lu 20ua 5u 20ua 6u 20ua 
12: +7u 20ua 8u 20ua 8.1u 40ua 9u 40ua lOu 40ua llu 40ua 12u 40ua 12.lu 80ua 13u SOua 
13: +14u SOua 15u 80ua 16u SOua 16. lu 60u llu 60ua 18u 60ua 19u 60ua 20u 60ua 20. lu 20ua 
14: +21u 20ua 22u 20ua 23u 20ua 24u 20ua 24.lu 40ua 25u 40ua 26u 40ua 27u 40ua 28u 40ua 
15: +28.lu 80ua 29u SOua 30u 80ua 31u SOua 32u SOua ) 
16: cl 9 0 50p 
17: c2 17 0 50p 
18: c3 12 1 50p 
19: iin 1 2 pwl(Ou 60ua lu 60ua 2u 60ua 3u 60ua 4u 60ua 4. lu 20ua 5u 20u 6u 20ua 7u 20ua 
20: +8u 20ua S.lu 40ua 9u 40ua lOu 40ua llu 40ua 12u 40ua 12.lu SOua 13u SOua 14u SOua 15u 8 
Oua 
21: +16u SOua 16.lu 60u nu 60ua 18u 60ua 19u 60ua 20u 60ua 20.lu 20ua 21u 20ua 22u 20ua 2 
3u 20ua 
22: +24u 20ua 24.lu 40ua 25u 40ua 26u 40ua 27u 40ua 28u 40ua 28.lu SOua 29u SOua 30u SOua 3 
lu SOua 
23: +32u SOua) 
24: iref 5 20 lOOua 
25: vl 3 0 pwl (Ou 5v lu 5v 2u 5v 2.1u Ov 3u Ov 4u Ov 5u Ov 6u Ov 7u Ov 8u Ov 9u Ov lOu Ov 1 
lu Ov 12u Ov 
26: +13u Ov 14u Ov 15u Ov 16u Ov 17u Ov 18u Ov 19u Ov 20u Ov 21u Ov 22u Ov 23u Ov 24u Ov 2 
5u Ov 26u Ov 
27: +27u Ov 28u Ov 29u Ov 30u Ov 31u Ov 32u Ov) 
28: v2 7 0 pwl (Ou 5v lu 5v l.lu Ov 2u Ov 2.1u 5v 3u 5v 3.1u Ov 4u Ov 4.1u 5v 5u 5v S.lu Ov 6u 0 
• lu 5v 
29: +7u 5v 7.1u Ov 8u Ov S.lu 5v 9u 5v 9.1u Ov lOu Ov 10.lu 5v llu 5v 11.lu Ov 12u Ov 12.lu 5v 1 
3u 5v 
30: +13.lu Ov 14u Ov 14.lu 5v 15u 5v 15.lu Ov 16u Ov 16.lu 5v n u 5v 17. lu Ov 18u Ov 18.lu 5v 1 
9u 5v 
31: +19.lu Ov 20u Ov 21.lu 5v 22u 5v 22.lu Ov 23u Ov 23.lu 5v 24u 5v 24.lu Ov 25u Ov 25.lu 5v 2 
6u 5v 
32: +26.lu Ov 27u Ov 27.lu 5v 28u 5v 28.lu Ov 29u Ov 29.lu 5v 30u 5v 30.lu Ov 31u Ov 31.lu 6v 3 
2u 5v 
33: +32.lu Ov) 
34: v3 19 0 pwl (Ou 5v lu 5v l.lu Ov 2u Ov 3u Ov 4u Ov 4.1u 5v 5u 5v S.lu Ov 6u Ov 7u Ov 8u Ov 8 
.lu 5v 9u 5v 
35: +9.1U Ov lOu Ov llu Ov 12u Ov 12.lu 5v 13u 5v 13.lu Ov 14u Ov 15u Ov 16u Ov 16.lu 5v 1 
7u 5v 17.lu Ov 
36: +18u Ov 19u Ov 20u Ov 20.lu 5v 21u 5v 21.lu Ov 22u Ov 23u Ov 24u Ov 24.lu 5v 25u Sv 
37: +25.lu Ov 26u Ov 27u Ov 2Su Ov 28.lu 5v 29u 5v 29.lu Ov 30u Ov 31u Ov 32u Ov 32.lu 5v ) 
38: v4 16 0 pwl (Ou Ov lu Ov l.lu 5v 2u 5v 3u 5v 3.1u Ov 4u Ov 5u Ov S.lu 5v 6u 5v 7u Sv 7 
.lu Ov Su Ov 9u Ov 
39: +9.1U 5v lOu 5v llu 5v 11.lu Ov 12u Ov 13u Ov 13.lu 5v 14u 5v ISu Sv IS.lu Ov 16u Ov 1 
7u Ov 17.lu 5v 
40: +18u 5v 19u 5v 19.lu Ov 20u Ov 21u Ov 21.lu 5v 22u Sv 23u Sv 23.lu Ov 24u Ov 25u Ov 
41: +25.lu 5v 26u 5v 27u 5v 27.lu Ov 2Su Ov 29u Ov 29.lu 5v 30u 5v 31u Sv 31.lu Ov 32u Ov 
) 
42: v5 18 0 pwl (Ou Ov lu Ov l.lu 5v 2u Sv 2.1u Ov 3u Ov 4u Ov 5u Ov S.lu Sv 6u Sv 6.1u Ov 7u 0^  
43: +9.1U Sv lOu Sv 10.lu Ov llu Ov 12u Ov 13u Ov 13.lu Sv 14u 5v 14.lu Ov 15u Ov 16u Ov 1 
7u Ov 17.lu 5v ISu 5v 
44: +18.lu Ov 19u Ov 20u Ov 21u Ov 21.lu 5v 22u 5v 22.lu Ov 23u Ov 24u Ov 25u Ov 
45: +25.lu Sv 26u Sv 26.lu Ov 27u Ov 28u Ov 29u Ov 29.lu 5v 30u Sv 30.lu Ov 31u Ov 32u Ov 
) 
46: v6 10 0 pwl (Ou Ov lu Ov 2u Ov 2.1u Sv 3u 5v 4u Sv Su 5v 6u Sv 7u Sv Su 5v 9u Sv lOu Sv 1 
lu 5v 12u Sv 
47: +13u 5v 14u Sv 15u Sv 16u Sv 17u Sv ISu Sv 19u Sv 20u 5v 21u Sv 22u Sv 23u Sv 24u Sv 2 
5u 5v 
48: +26u 5v 27u Sv 28u Sv 29u Sv 30u Sv 31u 5v 32u 5v ) 
49: v7 13 0 pwl (Ou Ov lu Ov 2u Ov 2.1u Sv 3u 5v 3.1u Ov 4u Ov Su Ov 6u Ov 6.1u 5v 7u Sv 7 
.lu Ov Su Ov 
SO: +9u Ov lOu Ov 10.lu 5v llu 5v 11.lu Ov 12u Ov 13u Ov 14u Ov 14.lu Sv ISu 5v IS.lu Ov 1 
6u Ov 17u Ov 
51: +18u Ov IS.lu 5v 19u Sv 19.lu Ov 20u Ov 21u Ov 22u Ov 22.lu Sv 23u Sv 23.lu Ov 24u Ov 2 
5u Ov 26u Ov 
52: +26.lu 5v 27u 5v 27.lu Ov 28u Ov 29u Ov 30u Ov 30.lu 5v 31u Sv 31.lu Ov 32u Ov) 
53: v8 6 0 pwl (Ou Ov lu Ov 2u Ov 3u Ov 3.1u 5v 4u Sv 5u 5v 6u 5v 6.1u Ov 7u Ov 7.1u Sv Su Sv 
.lu Ov 
D:\Documents and Settings\Aciniinistrator\My Documents\inamta2\cu mate 8s60.out 
+9u Ov lOu Ov llu Ov 11.lu 5v 12u 5v 12.lu Ov 13u Ov 14u Ov 15u Ov 15.lu 5v 16u 5v 17u 5v 1 
8u 5v 
+18.lu Ov 19u Ov 19.lu 5v 20u 5v 20.lu Ov 21u Ov 22u Ov 23u Ov 23.lu 5v 24u 5v 24.lu Ov 2 
5u Ov 26u Ov 
+27u Ov 27.1UU 5v 28u 5v 28.lu 5v 29u Ov 30u Ov 31u Ov 31.lu 5v 32u 5v) 
ml 2 3 4 0 nmod l=15u w=30u 
m2 4 7 8 0 nmod l=15u w=30u 
m3 14 19 9 0 nmod l=15u w=30u 
m4 4 16 15 0 nmod l=15u w=30u 
m5 14 18 17 0 nmod l=15u w=30u 
m6 11 10 4 0 nmod l=15u w=30u 
m7 14 13 12 0 nmod l=15u w=30u 
m8 5 6 4 0 nmod l=15u w=30u 
m9 11 12 1 1 pmod l=15u w=90u 
mlO 8 9 0 0 nmod l=15u w=30u 
mil 15 17 0 0 nmod l=15u w=30u 
ml2 0 0 0 0 nmod l=15u w=30u 
ml3 21 0 0 0 nmod l=15u w=30u 
ml4 21 21 1 1 pmod l=15u w=90u 
ml5 14 21 1 1 pmod l=15u w=90u 
ml6 4 4 1 1 pmod l=15u v»=90u 
ml7 22 4 1 1 pmod l=15u w=90u 
ml8 22 22 0 0 nmod l=15u w=30u 
ml9 14 22 0 0 nmod l=15u w=30u 
m20 14 4 0 0 nmod l=15u w=30u 
m21 14 23 1 1 pmod l=15u w=90u 
m22 23 23 1 1 pmod l=15u w=90u 
•model nmod nmos (level=2 vto=0.7 kp=115e-6 lambda=0.012e-6 nsub=1.8e+16 tox=150e-10 u 
O-500 phi=0.75 
+gamma»0.34 cgso=1.2e-10 cgdo=1.2e-10 rsh=35 cj=5.5e-4 cjsw=2.6e-10 js=3e-4 ld=5e-8 vm 
ax=4e+4 
+kf=36-24 uexp==0.06 xj=1.3e-7) 
.model pmod pmos (level=2 vto=-0.7 kp=58e-6 lambda=0.023e-6 nsub=1.3e+16 tox=150e-10 u 
0=250 phi=0.80 
+gairatia=0.29 cgso=1.2e-10 cgdo=1.2e-10 rsh=60 cj=6.5e-4 cjsw=4.5e-10 js=3e-4 ld=5e-8 vm 
ax=le+4 
+kf=1.5e-24 uexp=0.44 xj=1.3e-7) 
.tran Ous 32us 
.print tran v(14) 




D:\Documents and Set t ings\Administrator\My Documents\mainta2\cumatt 8s .ou t 
1: , ! 
2: **** 06/11/05 08:59:20 ******* PSpice 10.0.0 (Jan 2003) ******* ID# 1111111111 
3: current matching adc* 
4: 
5. *«*********-k*****-k**t-kt*-H.****-k********************************************** 
6: *CIRCUIT DESCRIPTION* 
7. ****************************************************************************** 
8: 
9: vb 1 0 +2.5v 
10: vss 20 0 -2.5v 
11: ibias 23 0 pwl (Ou 30ua lu 30ua 2u 30ua 3u 30ua 4u 30ua 4.lu 60ua 5u 60ua 6u 60ua 
12: +7u 60ua 8u 60ua 8.1u 20ua 9u 20ua lOu 20ua llu 20ua 12u 20ua 12.lu 40ua 13u 40ua 
13: +14u 40ua 15u 40ua 16u 40ua 16.lu 80ua 17u 80ua 18u 80ua 19u 80ua 20u 80ua ) 
14: cl 9 0 50p 
15: c2 17 0 50p 
16: c3 12 1 50p 
17: iin 1 2 30ua pwl (Ou 30ua lu 30ua 2u 30ua 3u 30ua 4u 30ua 4.lu 60ua 5u 60ua 6u 60ua 
18: +7u 60ua 8u 60ua 8.lu 20ua 9u 20ua lOu 20ua llu 20ua 12u 20ua 12.lu 40ua 13u 40ua 
19: •t-14u 40ua 15u 40ua 16u 40ua 16. lu 80ua 17u BOua 18u 80ua 19u BOua 20u 80ua ) 
20: iref 5 20 lOOua 
21: vl 3 0 pwl (Ou 5v lu 5v 2u 5v 2.1u Ov 3u Ov 4u Ov 5u Ov 6u Ov 7u Ov 8u Ov 9u Ov 
22: +10u Ov llu Ov 12u Ov 13u Ov 14u Ov 15u Ov 16u Ov 17u Ov 18u Ov 19u Ov 20u Ov) 
23: v2 7 0 pwl (Ou 5v lu 5v l.lu Ov 2u Ov 2.1u 5v 3u 5v 3.1u Ov 4u Ov 4.lu 5v 5u 5v 
24: +5.1u Ov 6u Ov 6.1u 5v 7u 5v 7.lu Ov 8u Ov 8.1u 5v 9u 5v 9.1u Ov lOu Ov 10.lu 5v 
25: +llu 5v 11.lu Ov 12u Ov 12.lu 5v 13u 5v 13.lu Ov 14u Ov 14.lu 5v 15u 5v 15.lu Ov 
26: +I6u Ov 16.lu Ov 17u 5v 17.lu Ov 18u Ov 18.lu 5v 19u 5v 19.lu Ov 20u Ov 20.lu Ov ) 
27: v3 19 0 pwl (Ou 5v lu 5v l.lu Ov 2u Ov 3u Ov 4u Ov 4.1u 5v 5u 5v 5.1u Ov 6u Ov 7u Ov 
28: + 8u Ov 8.1u 5v 9u 5v 9.1u Ov lOu Ov llu Ov 12u Ov 12.lu 5v 13u 5v 13.lu Ov 14u Ov 
29: + 15u Ov 16u Ov 17u 5v 17.lu Ov 18u Ov 19u Ov 20u Ov ) 
30: v4 16 0 pwl (Ou Ov lu Ov l.lu 5v 2u 5v 3u 5v 3.1u Ov 4u Ov 5u Ov S.lu 5v 6u 5v 7u 5v 
31: + 7.1u Ov 8u Ov 9u Ov 9.1u 5v lOu 5v llu 5v 11.lu Ov 12u Ov 13u Ov 13.lu 5v 14u 5v 
32: +15u 5v 15.lu Ov 16u Ov 17u Ov 17.lu 5v 18u 5v 19u 5v 19.lu Ov 20u Ov) 
33: v5 18 0 pwl (Ou Ov lu Ov l.lu 5v 2u 5v 2.1u Ov 3u Ov 4u Ov 5u Ov 5.1u 5v 6u 5v 6.1u Ov 
34: + 7u Ov 8u Ov 9u Ov 9.1u 5v lOu 5v 10. lu Ov llu Ov 12u Ov 13u Ov 13. lu 5v 14u 5v 14. lu Ov 
35: + 15u Ov 16u Ov 17u 0vl7.1u 5v 18u 5v 18.lu Ov 19u Ov 20u Ov) 
36: v6 10 0 pwl (Ou Ov lu Ov 2u Ov 2.1u 5v 3u 5v 4u 5v 5u 5v 6u 5v 7u 5v 8u 5v 9u 5v lOu 5v 
37: +llu 5v 12u 5v 13u 5v 14u 5v 15u 5v 16u 5v 17u 5v 18u 5v 19u 5v 20u 5v ) 
38: v7 13 0 pwl (Ou Ov lu Ov 2u Ov 2.1u 5v 3u 5v 3.1u Ov 4u Ov 5u Ov 6u Ov 6.1u 5v 7u 5v 
39: + 7.1u Ov 8u Ov 9u Ov lOu Ov 10.lu 5v llu 5v 11.lu Ov 12u Ov 13u Ov 14u Ov 14.lu 5v 15u 5v 
40: + 15.lu Ov 16u Ov 17u Ov 18u Ov 18.lu 5v 19u 5v 19.lu Ov 20u Ov) 
41: v8 6 0 pwl (Ou Ov lu Ov 2u Ov 3u Ov 3.1u 5v 4u 5v 4.1u Ov 5u Ov 6u Ov 7u Ov 7. lu 5v 8u 5v 
42: +9u 5v lOu 5v 10.lu Ov llu Ov 11.lu 5v 12u 5v 12.lu Ov 13u Ov 14u Ov 15u Ov 15.lu 5v 1 
6u 5v 
+ 16.lu Ov 17u Ov 18u Ov 19u Ov 19.lu 5v 20u 5v 20.lu Ov) 
ml 2 3 4 0 nmod l=15u w=30u 
m2 4 7 8 0 nmod l=15u w=30u 
m3 14 19 9 0 nmod l=15u w«30u 
m4 4 16 15 0 nmod l=15u w=30u 
m5 14 18 17 0 nmod l=15u w=30u 
m6 11 10 4 0 nmod l=15u w=30u 
m7 14 13 12 0 nmod l=15u w=30u 
m8 5 6 4 0 nmod l=15u w=30u 
m9 11 12 1 1 pmod l=15u w=90u 
mlO 8 9 0 0 nmod l=15u w=30u 
mil 15 17 0 0 nmod l=15u w=30u 
ml2 0 0 0 0 nmod l=15u w=30u 
ml3 21 0 0 0 nmod l=15u w=30u 
ml4 21 21 1 1 pmod l=15u w=90u 
ml5 14 21 1 1 pmod l=15u w=90u 
ml6 4 4 1 1 pmod 1=15u w=90u 
ml7 22 4 1 1 pmod l=15u w=90u 
ml8 22 22 0 0 nmod l=15u w=30u 
ml9 14 22 0 0 nmod l=15u w=30u 
m20 14 4 0 0 nmod l=15u w=30u 
m21 14 23 1 1 pmod l=15u w=90u 
m22 23 23 1 1 pmod l=15u w=90u 
.model nmod nmos (level=2 vto=0.7 Jcp=115e-6 lambda=0.012e-6 nsub=1.8e+16 tox=150e-10 u 
0=500 phi=0.75 
+gamma=0.34 cgso=1.2e-10 cgdo=1.2e-10 rsh=35 cj=5.5e-4 cjsw=2.6e-10 js=3e-4 ld=5e-8 vm 
ax=4e+4 
+kf=3e-24 uexp=0.06 xj=1.3e-7) 
•model pmod pmos (level=2 vto=-0.7 kp=58e-6 lambda=0.023e-6 nsub=1.3e+16 tox=150e-10 u 
0=250 phi=0.80 
+gamma-0.29 cgso=1.2e-10 cgdo=1.2.e-10 rsh=60 cj=6.5e-4 cjsw=4.5e-10 js=3e-4 ld=5e-8 vm 
ax«le+4 
+kf»1.5e-24 uexp=0.44 xj=1.3e-7) 
D:\Docuinents and SettingsXAdministratorXMy Documents\mamta2\cumatt 8s.out 
72: .tran Ous 20us 
73: .print tran v(14) 
74: .plot tran v(14) 
75: .probe 
76: .op 
77: .end 
78: 
